IP Library Granted Patent US 8,873,871
Granted Patent B2
US 8,873,871 · App. 13/217,730 · Granted Oct 28, 2014

Image processing apparatus and method

Inventors: Takahiro Fukuhara (Kanagawa, JP); Hitoshi Kiya (Tokyo, JP)
Assignees: Sony Corporation; Tokyo Metropolitan University
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,873,871
App. No.
13/217,730
Granted
Oct 28, 2014
Kind
B2
Abstract

There is provided an image processing apparatus which includes a division unit dividing an image into a plurality of images in a bit depth direction, and an encoding unit encoding respectively some or all of the plurality of images acquired by dividing the image in the bit depth direction by the division unit.

Claims (64)

1. An image processing apparatus comprising:

circuitry configured to

divide an image into a plurality of bit-depth-reduced images;

generate division information indicating information regarding division of the image or synthesis of the plurality of bit-depth-reduced images;

encode some or all of the plurality of bit-depth-reduced images; and

output the division information and the encoded some or all of the plurality of bit-depth-reduced images.

2. The image processing apparatus according to claim 1 , wherein

the division information indicates at least a number of images divided and division positions indicating bit positions at which the image is divided.

3. The image processing apparatus according to claim 1 , wherein

the circuitry is configured to encode the some or all of the plurality of bit-depth-reduced images in accordance with encoding methods respectively set for the images.

4. The image processing apparatus according to claim 1 , wherein

the circuitry is configured to encode coefficient data acquired by executing, with a level number set in each image, a wavelet transform process on the some or all of the plurality of bit-depth-reduced images.

5. The image processing apparatus according to claim 1 , wherein the circuitry is configured to:

allocate a target bit rate to an encoding process of encoding the some or all of the plurality of bit-depth-reduced images; and

execute rate control in the encoding process.

6. An image processing apparatus comprising:

circuitry configured to

divide an image into a plurality of images in a bit depth direction;

encode some or all of the plurality of images acquired by dividing the image in the bit depth direction;

detect a non-zero coefficient boundary, which is a boundary between a bit with a zero value continuous from a highest-order bit and a bit with a non-zero value, in a bit depth of the image; and

not encode an image that is formed by high-order bits of the non-zero boundary.

7. The image processing apparatus according to claim 1 , wherein:

the circuitry is configured to determine whether each bit-depth-reduced image is encoded or not based depending on data sizes before and after the encoding for each of the bit-depth-reduced images.

8. The image processing apparatus according to claim 1 , wherein the circuitry is configured to:

select an encoding method for encoding each of the bit-depth-reduced images.

9. The image processing apparatus according to claim 1 , wherein the circuitry is further configured to:

multiplex code streams acquired by encoding the some or all of the plurality of bit-depth-reduced images.

10. An image processing method of an image processing apparatus comprising:

dividing, by circuitry, an image into a plurality of bit-depth-reduced images;

generating, by the circuitry, division information indicating information regarding division of the image or synthesis of the plurality of bit-depth-reduced images;

encoding, by the circuitry, some or all of the plurality of bit-depth-reduced images; and

outputting, by the circuitry, the division information and the encoded some or all of the plurality of bit-depth-reduced images.

11. An image processing apparatus comprising:

circuitry configured to

extract division information included in a code stream of one system, the division information indicating information regarding division of an image or synthesis of a plurality of bit-depth-reduced images generating by dividing the image;

separate a code stream of one system, which is formed by encoding the plurality of bit-depth-reduced images and multiplexing code streams of the encoded plurality of bit-depth-reduced images, for each code stream of each of the bit-depth-reduced images based on the extracted division information; and

decode the separated code stream of each of the plurality of bit-depth-reduced images.

12. The image processing apparatus according to claim 11 , wherein the circuitry is configured to:

analyze a structure of the code stream of one system; and

separate the code stream of one system based on the analysis result.

13. The image processing apparatus according to claim 12 , wherein

the division information indicates at least a number of images divided and division positions indicating bit positions at which the images are divided, and

the circuitry is configured to separate the code stream of one system based on the division information.

14. The image processing apparatus according to claim 11 , wherein

the code stream of each bit-depth-reduced image is encoded in accordance with an encoding method set for each image, and

the circuitry is configured to decode the code stream of each bit-depth-reduced image in accordance with a decoding method corresponding to the encoding method.

15. The image processing apparatus according to claim 11 , wherein

in the code stream of each bit-depth-reduced image, coefficient data acquired through wavelet transform by a level number set for each bit-depth-reduced image is encoded, and

the circuitry is configured to decode the code stream of each bit-depth-reduced image and execute reverse-wavelet transform by the level number set for each bit-depth-reduced image.

16. The image processing apparatus according to claim 11 , wherein the circuitry is configured to:

generate a bit with a zero value which is deleted in the encoding of the code stream of each bit-depth-reduced image and is continuous from a highest-order bit in the bit depth of the bit-depth-reduced image.

17. The image processing apparatus according to claim 11 , wherein the circuitry is configured to:

separates separate data of one system, which is formed by multiplexing data of the respective bit-depth-reduced images generated from the plurality of images acquired by dividing the same image, for the data of each image;

determine whether the data of the respective bit-depth-reduced images are encoded or not; and

decode the data of the respective bit-depth-reduced images determined to be encoded.

18. The image processing apparatus according to claim 11 , wherein the circuitry is configured to:

determine a decoding method of the code stream of each bit-depth-reduced image based on encoding method information indicating an encoding method of the code stream of each bit-depth-reduced image; and

decode the code stream of each bit-depth-reduced image in accordance with the determined decoding method.

19. The image processing apparatus according to claim 11 , wherein the circuitry is configured to:

synthesize the respective decoded bit-depth-reduced images in the bit depth direction.

20. An image processing method of an image processing apparatus, comprising:

extracting, by circuitry of the image processing apparatus, division information included in a code stream of one system, the division information indicating information regarding division of an image or synthesis of a plurality of bit-depth-reduced images generating by dividing the image;

separating, by the circuitry, a code stream of one system, which is formed by encoding the plurality of bit-depth-reduced images and multiplexing code streams of the encoded plurality of bit-depth-reduced images, for each code stream of each of the bit-depth-reduced images based on the extracted division information; and

decoding, by the circuitry, the separated code stream of each of the plurality of bit-depth-reduced images.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2016
From: TOKYO METROPOLITAN UNIVERSITY
To: SONY CORPORATION
Reel/Frame 039766/0799 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2011
From: FUKUHARA, TAKAHIRO; KIYA, HITOSHI
To: SONY CORPORATION; TOKYO METROPOLITAN UNIVERSITY
Reel/Frame 026809/0041 →
Priority Claims (1)
JP 2010-199270 · Sep 6, 2010 · national
Continuity (1)
Related Publication 20120057788A1 · Mar 8, 2012