IP Library Granted Patent US 8,888,914
Granted Patent B2
US 8,888,914 · App. 12/761,898 · Granted Nov 18, 2014

Process for producing layered member and layered member

Inventors: Tokuaki Nihashi (Hamamastu, JP); Masatomo Sumiya (Tsukuba, JP); Minoru Hagino (Hamamatsu, JP); Shunro Fuke (Hamamatsu, JP)
Assignee: Hamamatsu Photonics K.K.
C30B29/403H01J9/12H01J1/34H01J40/06Y10S117/902Y10S117/915
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,888,914
App. No.
12/761,898
Granted
Nov 18, 2014
Kind
B2
Abstract

The object is to provide a photoelectric surface member which allows higher quantum efficiency. In order to achieve this object, a photoelectric surface member 1 a is a crystalline layer formed by a nitride type semiconductor material, and comprises a nitride semiconductor crystal layer 10 where the direction from the first surface 101 to the second surface 102 is the negative c polar direction of the crystal, an adhesive layer 12 formed along the first surface 101 of the nitride semiconductor crystal layer 10 , and a glass substrate 14 which is adhesively fixed to the adhesive layer 12 such that the adhesive layer 12 is located between the glass substrate 14 and the nitride semiconductor crystal layer 10.

Claims (20)

1. A photoelectric surface member manufacturing method of manufacturing a photoelectric surface member for forming a photoelectric surface which emits photoelectrons excited by incident light, comprising the steps of:

preparing a substrate for crystal growth which is a crystalline substance with the main surface in the (111) plane orientation;

forming a buffer layer along the main surface of said substrate for crystal growth;

forming a nitride semiconductor crystal layer as a light absorbing layer on said buffer layer by crystal growth in the Group III element surface (positive c polar) direction using a Group III-V nitride type semiconductor material;

forming an adhesive layer on a first surface which is a positive c polar surface of said nitride semiconductor crystal layer;

adhesively fixing a glass substrate which is formed to transmit incident light onto said adhesive layer;

removing said substrate for crystal growth to obtain said buffer layer with a negative c polar surface;

removing said buffer layer to obtain said nitride semiconductor crystal layer having a second surface which is a negative c polar surface after the step of removing said substrate for crystal growth; and

forming a layer containing alkali metal on the second surface of said nitride semiconductor crystal layer, wherein

in said nitride semiconductor crystal layer, the first surface is an incidence surface where the light transmitted through the glass substrate enters, and the second surface is an emission surface which emits photoelectrons excited by the incident light through the layer containing alkali metal.

2. The manufacturing method according to claim 1 , further comprising, prior to the step of removing the substrate for crystal growth, a step of forming a protective layer which covers at least the periphery of said glass substrate.

3. The manufacturing method according to claim 1 , wherein the substrate for crystal growth is a Si substrate with the (111) plane orientation.

4. The manufacturing method according to claim 3 , wherein the buffer layer is an AlN layer, or an AlN/GaN superlattice layer.

5. The manufacturing method according to claim 1 , wherein the substrate for crystal growth is a GaAs substrate with the (111)A plane orientation.

6. The manufacturing method according to claim 5 , wherein the buffer layer is an InGaAsN layer.

7. The manufacturing method according to claim 1 , wherein the substrate for crystal growth is a GaP substrate with the (111)A plane orientation.

8. The manufacturing method according to claim 7 , wherein the buffer layer is an InGaPN layer.

9. The manufacturing method according to claim 1 , wherein the nitride semiconductor crystal layer is a GaN layer, an AlGaN layer, or an InGaN layer.

10. The manufacturing method according to claim 1 , further comprising, after the step of forming the nitride semiconductor crystal layer, a step of forming an electron stopping layer with a bandgap larger than that of the nitride semiconductor crystal layer.

11. The manufacturing method according to claim 10 , wherein the electron stopping layer is an AlN layer, an AlGaN layer, or a BGaN layer.

Priority Claims (1)
JP P2004-071011 · Mar 12, 2004 · national
Continuity (2)
Division 10592325
Related Publication 20100197069A1 · Aug 5, 2010