IP Library Granted Patent US 8,911,589
Granted Patent B2
US 8,911,589 · App. 13/933,785 · Granted Dec 16, 2014

Edge ring assembly with dielectric spacer ring

Inventors: Jeremy Chang (Sunnyvale, CA); Andreas Fischer (Castro Valley, CA); Babak Kadkhodayan (Hayward, CA)
Assignee: Lam Research Corporation
H01L21/467H01J37/32623
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,911,589
App. No.
13/933,785
Granted
Dec 16, 2014
Kind
B2
Abstract

An edge ring assembly surrounds a substrate support surface in a plasma etching chamber. The edge ring assembly comprises an edge ring and a dielectric spacer ring. The dielectric spacer ring, which surrounds the substrate support surface and which is surrounded by the edge ring in the radial direction, is configured to insulate the edge ring from the baseplate. Incorporation of the edge ring assembly around the substrate support surface can decrease the buildup of polymer at the underside and along the edge of a substrate and increase plasma etching uniformity of the substrate.

Claims (9)

1. A dielectric spacer ring dimensioned so as to provide a clearance gap between a lower surface of a substrate located on a substrate support surface in a plasma etching chamber and an upper surface of the dielectric spacer ring wherein the clearance gap allows for thermal expansion of the dielectric spacer ring during plasma etching of the substrate, the dielectric spacer ring being further dimensioned so as to be surrounded by an edge ring dimensioned so as to underlie the substrate and provide a clearance gap between a lower surface of the substrate and an upper surface of the edge ring wherein the dielectric spacer ring comprises an axially upward extending portion formed on a radially inner surface of a coupling ring; wherein the dielectric spacer ring has a width of from about 0.5 to 2.5 mm and a height of from about 1 to 3 mm; wherein the dielectric spacer ring is configured to electrically insulate the edge ring from the substrate support.

2. The dielectric spacer ring of claim 1 , wherein an upper surface of the dielectric spacer ring and an innermost upper surface of the edge ring are substantially co-planar when the dielectric spacer ring and the edge ring are mounted in the plasma etching chamber.

3. The dielectric spacer ring of claim 1 , wherein the dielectric spacer ring is made of quartz.

4. The dielectric spacer ring of claim 1 , wherein the dielectric spacer ring has a width of from about 0.95 to 1.0 mm and a height of from about 2.5 to 2.7 mm.

5. The dielectric spacer ring of claim 1 , wherein the dielectric spacer ring is adapted to surround an ESC in a plasma etch chamber and the dielectric spacer ring has a width less than an overhang of a wafer supported on the ESC.

6. The dielectric spacer ring of claim 1 , wherein the dielectric spacer ring and coupling ring consist of a single piece of quartz material.

7. The dielectric spacer ring of claim 6 , wherein the edge ring is configured to rest on an outer flanged portion of the coupling ring.

8. The dielectric spacer ring of claim 1 , configured to provide a radial gap between the dielectric spacer ring and the substrate support surface of less than 0.25 mm.

9. The dielectric spacer ring of claim 1 , wherein the clearance gap between the lower surface of a substrate located on the substrate support surface in the plasma etching chamber and the upper surface of the dielectric spacer ring is configured to be less than about 0.25 mm.

Continuity (3)
Division 12415114 · Mar 31, 2009
Division 11198296 · Aug 8, 2005
Related Publication 20130292056A1 · Nov 7, 2013