IP Library Granted Patent US 8,971,530
Granted Patent B2
US 8,971,530 · App. 12/456,909 · Granted Mar 3, 2015

Cryptographic key generation using a stored input value and a stored count value

Inventor: Daniel Nemiroff (Folsom, CA)
Assignee: Intel Corporation
H04L9/0662H04L9/0869H04L9/0861G06F7/588
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,971,530
App. No.
12/456,909
Granted
Mar 3, 2015
Kind
B2
Abstract

Embodiments of an invention for cryptographic key generation using a stored input value and a stored count value have been described. In one embodiment, a processor includes non-volatile storage storing an input value and a count value, and logic to generate a cryptographic key based on the stored input value and the stored count value.

Claims (11)

1. A processor comprising:

non-volatile storage storing a random number, a first count value, and a second count value; and

logic to deterministically generate an RSA key pair based on the stored random number, the stored first count value, and the stored second count value, wherein the random number is much smaller than the keys, wherein the logic is to seed a pseudo-random number generator based on the stored random number, iteratively generate a first sequence of pseudo-random numbers based on stored first count value, iteratively generate a second sequence of pseudo-random numbers based on the stored second count value, and use a first and a second output of the pseudo-random number generator to generate the RSA key pair.

2. A system comprising:

non-volatile storage storing a random number, a first count value, and a second count value; and

a processor to deterministically generate an RSA key pair based on the stored random number, the stored first count value, and the second count value, wherein the random number is much smaller than the keys, wherein the logic is to seed a pseudo-random number generator based on the stored random number, iteratively generate a first sequence of pseudo-random numbers based on stored first count value, iteratively generate a second sequence of pseudo-random numbers based on the stored second count value, and use a first and a second output of the pseudo-random number generator to generate the RSA key pair.

3. A non-transitory machine-readable medium including instructions that, when executed, cause a processing system to:

read an input value and a first count value from a non-volatile memory;

seed a deterministic pseudo-random number generator based on the input value;

feed the output of the pseudo-random number generator back to the input of the pseudo-random number generator the number of times indicated by the first count value; and

generate a cryptographic key based on an output value from the deterministic pseudo-random number generator, wherein generating a cryptographic key includes generating an RSA key pair using as a first prime number a first output value from the pseudo-random number generator after feeding the output of the pseudo-random number generator back to the input of the pseudo-random number generator the number of times indicated by the first count value after seeding the pseudo-random number generator with a first seed value based on the input value, and using as a second prime number a second output value from the pseudo-random number generator after feeding the output of the pseudo-random number generator back to the input of the pseudo-random number generator the number of times indicated by a second count value read after seeding the pseudo-random number generator with a second seed value based on the input value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2011
From: NEMIROFF, DANIEL
To: INTEL CORPORATION
Reel/Frame 025652/0167 →
Continuity (1)
Related Publication 20100329455A1 · Dec 30, 2010