IP Library Granted Patent US 9,110,813
Granted Patent B2
US 9,110,813 · App. 13/766,985 · Granted Aug 18, 2015

Cache load balancing in storage controllers

Inventors: Parag R. Maharana (Fremont, CA); Kishore K. Sampathkumar (Bangalore, IN)
Assignee: Avago Technologies General IP (Singapore) Pte Ltd
G06F12/0866G06F2212/222G06F2212/262G06F2212/283
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,110,813
App. No.
13/766,985
Granted
Aug 18, 2015
Kind
B2
Abstract

Methods and structure are provided for cache load balancing in storage controllers that utilize Solid State Drive (SSD) caches. One embodiment is a storage controller of a storage system. The storage controller includes a host interface operable to receive Input and Output (I/O) operations from a host computer. The storage controller also includes a cache memory that includes an SSD. Further, the storage controller includes a cache manager that is distinct from the cache memory. The cache manager is able to determine physical locations in the multiple SSDs that are unused, to identify an unused location that was written to a longer period of time ago than other unused locations, and to store a received I/O operation in the identified physical location. Further, the cache manager is able to trigger transmission of the stored I/O operations to storage devices of the storage system for processing.

Claims (74)

1. A storage controller of a storage system, the storage controller comprising:

a host interface operable to receive Input/Output (I/O) operations from a host computer;

a cache memory comprising a Solid State Drive (SSD); and

a cache manager that is operable to determine physical locations in the SSD that are unused, to identify an unused location that was written to a longer period of time ago than other unused locations, and to store a received I/O operation in the identified physical location,

the cache manager further operable to trigger transmission of the stored I/O operations to storage devices of the storage system for processing,

wherein if the cache manager determines that a set of cached I/O operations are directed to different storage devices along signaling pathways that share at least one common device, the cache manager is operable to alter one of the set of cached I/O operations to indicate a new signaling pathway that does not share a common device.

2. The storage controller of claim 1 , wherein:

the cache manager is distinct from the SSD and any controller internal to the SSD.

3. The storage controller of claim 1 , wherein:

the cache manager is further operable to identify multiple I/O operations that will utilize a signaling pathway, and to interleave I/O operations that do not utilize the signaling pathway between the identified I/O operations.

4. The storage controller of claim 1 , wherein:

the storage devices implement a striped Redundant Array of Independent Disks (RAID) volume, and

the cache manager is further operable to write each received I/O operation to the cache as one or more full stripes of RAID data.

5. The storage controller of claim 4 , wherein:

the cache memory comprises multiple SSDs, and

the cache manager is further operable to write each block of the stripe to a different SSD.

6. The storage controller of claim 1 , wherein:

the cache comprises a Single-Level Cell (SLC) SSD and a Multi-Level Cell (MLC) SSD, and

the cache manager is further operable to review the received I/O operation to determine whether the I/O operation is a write operation, to store the I/O operation in the MLC SSD if the I/O operation is not a write operation, and to store the I/O operation in the SLC SSD if the I/O operation is a write operation in order to increase the operational lifetime of the MLC SSD.

7. The storage controller of claim 1 , wherein:

the cache comprises multiple SSDs, and

the cache manager is further operable to determine, while operating, that the number of SSDs implementing the cache has changed, and to update the determined set of physical locations to reflect the change.

8. A method for operating a storage controller of a storage system, the method comprising:

receiving Input/Output (I/O) operations from a host computer at a storage controller that includes a cache memory that comprises a Solid State Drive (SSD);

determining physical locations that are unused in the cache memory, via a cache manager of the storage controller;

identifying an unused location that was written to a longer period of time ago than other unused locations;

storing a received I/O operation in the identified physical location;

transmitting the stored I/O operation from the storage controller to a storage device of the storage system;

determining that a set of cached I/O operations are directed to different storage devices along signaling pathways that share at least one common device; and

altering one of the set of cached I/O operations to indicate a new signaling pathway that does not share a common device.

9. The method of claim 8 , wherein:

the cache manager is distinct from the SSD and any controller internal to the SSD.

10. The method of claim 8 , further comprising:

identifying multiple I/O operations that will utilize a signaling pathway; and

interleaving I/O operations that do not utilize the signaling pathway between the identified I/O operations.

11. The method of claim 8 , wherein:

the storage devices implement a striped Redundant Array of Independent Disks (RAID) volume, and the method further comprises:

writing each received I/O operation to the cache as one or more full stripes of RAID data.

12. The method of claim 11 , wherein:

the cache memory comprises multiple SSDs, and the method further comprises:

writing each block of the stripe to a different SSD.

13. The method of claim 8 , wherein:

the cache comprises a Single-Level Cell (SLC) SSD and a Multi-Level Cell (MLC) SSD, and the method further comprises:

reviewing the received I/O operation to determine whether the I/O operation is a write operation;

storing the I/O operation in the MLC SSD if the I/O operation is not a write operation; and

storing the I/O operation in the SLC SSD if the I/O operation is a write operation in order to increase the operational lifetime of the MLC SSD.

14. The method of claim 8 , wherein:

the cache comprises multiple SSDs, and the method further comprises:

determining, while actively operating the storage controller, that the number of SSDs implementing the cache has changed; and

updating the determined set of physical locations to reflect the change.

15. A non-transitory computer readable medium embodying programmed instructions which, when executed by a processor, are operable for performing a method comprising:

receiving Input/Output (I/O) operations from a host computer at a storage controller that includes a cache memory that comprises a Solid State Drive (SSD);

determining physical locations that are unused in the cache memory, via a cache manager of the storage controller;

identifying an unused location that was written to a longer period of time ago than other unused locations;

storing a received I/O operation in the identified physical location;

transmitting the stored I/O operation from the storage controller to a storage device of the storage system;

determining that a set of cached I/O operations are directed to different storage devices along signaling pathways that share at least one common device; and

altering one of the set of cached I/O operations to indicate a new signaling pathway that does not share a common device.

16. The medium of claim 15 , the method wherein:

the cache manager is distinct from the SSD and any controller internal to the SSD.

17. The medium of claim 15 , the method further comprising:

identifying multiple I/O operations that will utilize a signaling pathway; and

interleaving I/O operations that do not utilize the signaling pathway between the identified I/O operations.

18. The medium of claim 15 , wherein:

the storage devices implement a striped Redundant Array of Independent Disks (RAID) volume, and the method further comprises:

writing each received I/O operation to the cache as one or more full stripes of RAID data.

19. The medium of claim 18 , wherein:

the cache memory comprises multiple SSDs, and the method further comprises:

writing each block of the stripe to a different SSD.

20. The medium of claim 15 , wherein:

the cache comprises a Single-Level Cell (SLC) SSD and a Multi-Level Cell (MLC) SSD, and the method further comprises:

reviewing the received I/O operation to determine whether the I/O operation is a write operation;

storing the I/O operation in the MLC SSD if the I/O operation is not a write operation; and

storing the I/O operation in the SLC SSD if the I/O operation is a write operation in order to increase the operational lifetime of the MLC SSD.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2013
From: MAHARANA, PARAG R.; SAMPATHKUMAR, KISHORE K.
To: LSI CORPORATION
Reel/Frame 029811/0906 →
Continuity (1)
Related Publication 20140229658A1 · Aug 14, 2014