IP Library Granted Patent US 9,148,545
Granted Patent B2
US 9,148,545 · App. 14/585,316 · Granted Sep 29, 2015

Image processing apparatus, image processing method employed by the same, and non-transitory recording medium storing computer readable image processing program

Inventors: Tomoyuki Atsumi (Toyohashi, JP); Takanobu Sugiyama (Toyokawa, JP); Takashi Oikawa (Toyohashi, JP); Tatsuya Kitaguchi (Toyokawa, JP)
Assignee: KONICA MINOLTA, INC.
H04N1/21H04N1/32363H04N1/41H04N2201/0094
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,148,545
App. No.
14/585,316
Granted
Sep 29, 2015
Kind
B2
Abstract

An image processing apparatus includes: an image input unit which inputs image data per page; a sub-memory unit which stores the image data input from the image input unit; an encoding unit which encodes the image data stored in the sub-memory unit; a main memory unit which stores the image data encoded by the encoding unit; a non-volatile storage unit which stores the encoded image data stored in the main memory unit; and a processor which executes processing of discriminating a memory size of the main memory unit and the sub-memory unit and switching between first input processing and second input processing to be executed in accordance with the discriminated memory size of the main memory unit and the sub-memory unit.

Claims (39)

1. An image processing apparatus comprising:

an image input unit which inputs image data per page; a sub-memory unit which stores the image data input from the image input unit;

an encoding unit which encodes the image data stored in the sub-memory unit;

a main memory unit which stores the image data encoded by the encoding unit;

a non-volatile storage unit which stores the encoded image data stored in the main memory unit; and

a processor which executes processing of discriminating a memory size of the main memory unit and the sub-memory unit and switching between first input processing and second input processing to be executed in accordance with the discriminated memory size of the main memory unit and the sub-memory unit,

wherein the first input processing is processing which stores in the sub-memory unit a part of a single page's worth of the image data input by the image input unit, secures in the main memory unit a memory area capable of storing the maximum capacity of the single page's worth of the image data to store the image data stored in the sub-memory unit and encoded by the encoding unit, and secures a memory area capable of storing the maximum capacity of a next single page's worth of image data in the main memory unit before storing the image data stored in the main memory unit into the non-volatile storage unit, and

the second input processing is processing which secures in the sub-memory unit a memory area capable of storing the maximum capacity of the image data per page input by the image input unit, temporarily stores image data formed by encoding a part of the image data stored in the sub-memory unit into the main memory unit, stores the temporarily stored image data into the non-volatile storage unit, and then erases the temporarily stored image data.

2. The image processing apparatus according to claim 1 , wherein the processor switches processing between the first input processing and the second input processing to be executed according to a memory size of each of the main memory unit and the sub-memory unit and a system speed of an own device.

3. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of two pages' worth of image data in the main memory unit when the system speed is set to a low speed slower than a first predetermined speed and when the discriminated memory size of each of the main memory unit and the sub-memory unit is smaller than a corresponding reference value.

4. The image processing apparatus according to claim 2 , wherein the processor executes the second input processing and secures a memory area capable of storing the maximum capacity of a single page's worth of image data in the sub-memory unit when the system speed is set to a low speed slower than a first predetermined speed and when the discriminated memory size of the main memory unit is smaller than a reference value while the discriminated memory size of the sub-memory unit is equal to or larger than a reference value.

5. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of three pages' worth of image data in the main memory unit when the system speed is set to a low speed slower than a first predetermined speed and when the discriminated memory size of the main memory unit is equal to or larger than a reference value.

6. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of three pages' worth of image data in the main memory unit when the system speed is set to a middle speed that is equal to or faster than a first predetermined speed and slower than a second predetermined speed, and when the discriminated memory size of each of the main memory unit and the sub-memory unit is smaller than a corresponding reference value.

7. The image processing apparatus according to claim 2 , wherein the processor executes the second input processing and secures a memory area capable of storing the maximum capacity of two pages' worth of image data in the sub-memory unit when the system speed is set to a middle speed that is equal to or faster than a first predetermined speed and slower than a second predetermined speed, and when the discriminated memory size of the main memory unit is smaller than a reference value while the discriminated memory size of the sub-memory unit is equal to or larger than a reference value.

8. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of four pages' worth of image data in the main memory unit when the system speed is set to a middle speed that is equal to or faster than a first predetermined speed and slower than a second predetermined speed, and when the discriminated memory size of the main memory unit is equal to or larger than a reference value.

9. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of four pages' worth of image data in the main memory unit when the system speed is set to a high speed equal to or faster than a second predetermined speed and when the discriminated memory size of the main memory unit is smaller than a reference value.

10. The image processing apparatus according to claim 2 , wherein the processor executes the first input processing and secures a memory area capable of storing the maximum capacity of five pages' worth of image data in the main memory unit when the system speed is set to a high speed equal to or faster than a second predetermined speed and when the discriminated memory size of the main memory unit is equal to or larger than a reference value.

11. An image processing method employed by an image processing apparatus, comprising:

an image input step of inputting image data per page;

a step of storing in a sub-memory unit the image data input in the image input step;

an encoding step of encoding the image data stored in the sub-memory unit;

a step of storing in a main memory unit the image data encoded in the encoding step;

a step of storing in a non-volatile storage unit the encoded data stored in the main memory unit;

a memory size discrimination step of discriminating a memory size of the main memory unit and the sub-memory unit; and

a control step of executing processing while switching between first input processing and second input processing in accordance with the discriminated memory size of the main memory unit and the sub-memory unit,

wherein the first input processing is processing which stores in the sub-memory unit a part of a single page's worth of the image data input in the image input step, secures in the main memory unit a memory area capable of storing the maximum capacity of the single page's worth of the image data to store the image data stored in the sub-memory unit and encoded in the encoding step, and secures a memory area capable of storing the maximum capacity of a next single page's worth of image data in the main memory unit before storing the image data stored in the main memory unit into the non-volatile storage unit, and

the second input processing is processing which secures in the sub-memory unit a memory area capable of storing the maximum capacity of the image data per page input in the image input step, temporarily stores image data formed by encoding a part of the image data stored in the sub-memory unit into the main memory unit, stores the temporarily stored image data into the non-volatile storage unit, and then erases the temporarily stored image data.

12. The image processing method according to claim 11 , wherein, in the control step, the first input processing and the second input processing are switched to be executed according to a memory size of each of the main memory unit and the sub-memory unit and a system speed of an own device.

13. A non-transitory recording medium storing a computer readable image processing program which causes a computer of an image processing apparatus to execute:

an image input step of inputting image data per page;

a step of storing in a sub-memory unit the image data input in the image input step;

an encoding step of encoding the image data stored in the sub-memory unit;

a step of storing in a main memory unit the data encoded in the encoding step;

a step of storing in a non-volatile storage unit the encoded image data stored in the main memory unit;

a memory size discrimination step of discriminating a memory size of the main memory unit and the sub-memory unit; and

a control step of executing processing while switching between first input processing and second input processing in accordance with the discriminated memory size of the main memory unit and the sub-memory unit,

wherein the first input processing is processing which stores in the sub-memory unit a part of a single page's worth of the image data input in the image input step, secures in the main memory unit a memory area capable of storing the maximum capacity of the single page's worth of the image data to store the image data stored in the sub-memory unit and encoded in the encoding step, and secures a memory area capable of storing the maximum capacity of a next single page's worth of image data in the main memory unit before storing the image data stored in the main memory unit into the non-volatile storage unit, and

the second input processing is processing which secures in the sub-memory unit a memory area capable of storing the maximum capacity of the image data per page input in the image input step, temporarily stores image data formed by encoding a part of the image data stored in the sub-memory unit into the main memory unit, stores the temporarily stored image data into the non-volatile storage unit, and then erases the temporarily stored image data.

14. The non-transitory recording medium storing a computer readable program according to claim 13 , wherein, in the control step, the first input processing and the second input processing are switched to be executed according to a memory size of each of the main memory unit and the sub-memory unit and a system speed of an own device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2014
From: ATSUMI, TOMOYUKI; SUGIYAMA, TAKANOBU; OIKAWA, TAKASHI; KITAGUCHI, TATSUYA
To: KONICA MINOLTA, INC.
Reel/Frame 034598/0196 →
Priority Claims (1)
JP 2014-004673 · Jan 14, 2014 · national
Continuity (1)
Related Publication 20150201103A1 · Jul 16, 2015