IP Library Granted Patent US 9,229,287
Granted Patent B2
US 9,229,287 · App. 14/016,583 · Granted Jan 5, 2016

Array substrate, manufacturing method and display device thereof

Inventors: Hyun Sic Choi (Beijing, CN); Jung Mok Jun (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., Ltd.
G02F1/136227G02F1/134309G02F1/136286G02F1/133512G02F2001/134318G02F2001/134381G02F2201/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,229,287
App. No.
14/016,583
Granted
Jan 5, 2016
Kind
B2
Abstract

The invention provides an array substrate, a manufacturing method and a display device thereof. The array substrate comprises a substrate, a gate line and a pixel electrode disposed on the substrate, a common electrode disposed above and overlaying the gate line, wherein a strip-shaped through hole is disposed on the common electrode and at least a portion of the strip-shaped through hole is positioned right above the gate line.

Claims (10)

1. An array substrate, comprising:

a substrate;

a gate line and a pixel electrode both disposed on the substrate; and

a common electrode disposed above and overlaying the gate line;

wherein a strip-shaped through hole is disposed on the common electrode and extends to edges of the common electrode in an extending direction of the gate line, such that the strip-shaped through hole is aligned with the common electrode in a vertical direction and a the strip-shaped through hole is equal to a length of the common electrode, at least a portion of the strip-shaped through hole is positioned right above the gate line.

2. The array substrate of claim 1 , wherein all of the strip-shaped through hole is positioned right above the gate line.

3. The array substrate of claim 1 , wherein a width of the strip-shaped through hole is larger than zero but smaller than a width of the gate line.

4. The array substrate of claim 3 , wherein the width of the gate line is smaller than a width of the common electrode.

5. The array substrate of claim 1 , wherein an insulating layer is disposed between the pixel electrode and the common electrode.

6. A display device comprising the array substrate of claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2013
From: CHOI, HYUN SIC; JUN, JUNG MOK
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 031127/0281 →
Priority Claims (1)
CN 2012 2 0445578 U · Sep 3, 2012 · national
Continuity (1)
Related Publication 20140061691A1 · Mar 6, 2014