IP Library Granted Patent US 9,269,780
Granted Patent B2
US 9,269,780 · App. 14/495,582 · Granted Feb 23, 2016

Semiconductor device and method for forming the same

Inventor: Kyoung Chul Jang (Gyeonggi-do, KR)
Assignee: SK Hynix Inc.
H01L29/4236H01L21/0228H01L21/02247H01L21/02252H01L21/30604H01L27/10891H01L29/1083H01L29/511H01L29/518H01L29/66484H01L29/7831
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,269,780
App. No.
14/495,582
Granted
Feb 23, 2016
Kind
B2
Abstract

A semiconductor device includes a semiconductor substrate including a trench, a gate insulation film located over a bottom and sidewall of the trench, a first gate formed over the gate insulation film and in a lower portion of the trench, a second gate formed over the first gate and in an upper portion of the trench, a multi-layered structure provided between the gate insulation film and the second gate.

Claims (29)

1. A semiconductor device comprising:

a semiconductor substrate including a trench;

a gate insulation film located over a bottom and sidewall of the trench;

a first gate formed over the gate insulation film and in a lower portion of the trench;

a second gate formed over the first gate and in an upper portion of the trench, wherein the first gate is electrically connected to the second gate; and

a multi-layered structure including a nitride film and an oxide film provided between the gate insulation film and the second gate, wherein an interface layer between the nitride film pattern and the insulation film pattern includes a plurality of positive charges.

2. The semiconductor device according to claim 1 , further comprising: a junction region formed in the semiconductor substrate adjacent to the trench.

3. The semiconductor device according to claim 2 , wherein the multi-layered structure is overlapped with the junction region.

4. The semiconductor device according to claim 1 , wherein the multi-layered structure includes a bi-layer structure of the nitride film and the oxide film.

5. The semiconductor device according to claim 1 , wherein the multi-layered structure includes a plurality of nitride films and a plurality of oxide films which are alternately repeated.

6. A semiconductor device comprising:

a semiconductor substrate including a trench;

a gate insulation film located over a bottom and sidewall of the trench;

a junction region formed in the semiconductor substrate adjacent to the trench;

a gate formed over the gate insulation film and in the trench; and

a multi-layered structure including a nitride film and an oxide film formed between the gate insulation film and the gate, wherein the multi-layered structure is overlapped with the junction region, wherein an interface between the nitride film pattern and the insulation film pattern includes a plurality of positive charges.

7. The semiconductor device according to claim 6 , wherein the multi-layered structure includes a bi-layer structure of a nitride film and an oxide film.

8. The semiconductor device according to claim 6 , wherein the multi-layered structure includes a plurality of nitride films and a plurality of oxide films which are alternately repeated.

9. A semiconductor device comprising:

a gate;

a junction; and

a multi-layered structure provided between the gate and the junction, wherein the multi-layered structure includes a stack of an oxide film and a nitride film, and wherein an interface between the oxide film and the nitride film including a positive charge,

wherein the multi-layered structure is overlapped with the junction.

10. The semiconductor device of claim 9 ,

wherein the nitride film is a nitrogen-excessive nitride film.

11. The semiconductor device of claim 9 ,

wherein the gate is a buried gate including a first gate and a second gate,

wherein the second gate is formed over the first gate, and

wherein the multi-layered structure overlapped with the junction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: JANG, KYOUNG CHUL
To: SK HYNIX INC.
Reel/Frame 033810/0612 →
Priority Claims (1)
KR 10-2014-0029707 · Mar 13, 2014 · national
Continuity (1)
Related Publication 20150263111A1 · Sep 17, 2015