IP Library Granted Patent US 9,280,466
Granted Patent B2
US 9,280,466 · App. 12/555,952 · Granted Mar 8, 2016

Information processing device including memory management device managing access from processor to memory and memory management method

Inventors: Atsushi Kunimatsu (Chiba, JP); Hiroto Nakai (Yokohama, JP); Hiroyuki Sakamoto (Ome, JP); Kenichi Maeda (Kamakura, JP); Masaki Miyagawa (Mushashino, JP); Hiroshi Nozue (Tokyo, JP); Kazuhiro Kawagome (Kokubunji, JP)
Assignee: KABUSHIKI KAISHA TOSHIBA
G06F12/0804G06F12/08G06F12/0888G06F12/0246G06F2212/1036G06F2212/205G06F2212/2022G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,280,466
App. No.
12/555,952
Granted
Mar 8, 2016
Kind
B2
Abstract

A device according to an example of the invention comprises a section which accepts a write destination logical address and write target data from a processor, the write destination logical address indicating a write position to write the write target data into a composite memory which includes a first memory and a nonvolatile second memory, a section which determines a write destination physical address corresponding to the write destination logical address so that the number of times of access to the second memory is smaller than the number of times of access to the first memory, a section which stores, in a storage section, address conversion data associating the write destination logical address with the write destination physical address, and a section which writes the write target data into a position in the composite memory indicated by the write destination physical address.

Claims (36)

1. An information processing device including a memory management device, comprising:

a processor;

a volatile memory;

a non-volatile memory;

an accepter which accepts write-target-data from the processor;

a storage which holds a coloring level; and

an operating system which generates an access frequency of the write-target-data and an importance of the write-target-data,

wherein the operating system:

calculates the coloring level based on the access frequency of the write-target-data and the importance of the write-target-data,

obtains a threshold value for selecting the volatile memory or the non-volatile memory,

wherein the threshold value is determined based on a remaining capacity of a usable area in the volatile memory and the non-volatile memory, and

determines whether to write the write-target-data in the volatile memory or the non-volatile memory by comparing the coloring level and the threshold value.

2. The information processing device according to claim 1 , wherein the importance is determined using static information.

3. The information processing device according to claim 2 , wherein the access frequency is determined based on static information and dynamic information.

4. The information processing device according to claim 1 , wherein the volatile memory and non-volatile memory comprise different areas of a memory addressable by the operating system.

5. An information processing device including a memory management device, comprising:

a processor;

a volatile memory;

a non-volatile memory;

an accepting section which accepts write-target-data from the processor;

a storage which holds a coloring level; and

an operating system which generates an access frequency of write-target-date and importance of the write-target-data, wherein the operating system:

calculates the coloring level based on the access frequency of the write-target-data and the importance of the write-target-data, where coloring level =min, (importance×W+access frequency ×(1−W))), W is the correction value for weighting the importance and the access frequency, 0≦W≦1, the importance is min(9, max(static importance, importance designated by user), 0≦static importance≦9, the access frequency=static access frequency ×T, the static access frequency=max(access frequency designated by the user, access frequency designated by the operating system), T=max(0,(−access time interval/maximum access time interval)+1), and 0≦T≦1,

obtains a threshold value for selecting the volatile memory or the non-volatile memory wherein the threshold value is determined based on a remaining capacity of a usable area in the volatile memory and the non-volatile memory, and

determines whether to write the write-target data in the volatile memory or the non-volatile memory by comparing the coloring level and the threshold value.

6. A new method for managing memory on an information processing device, comprising:

receiving write-target-data from a processor of the information processing device;

at an operating system executing on the information device:

obtaining an access frequency and an importance of the write-target-data;

calculating a coloring level for the write-target-data based on the access frequency of the write-target-data and the importance of the write-target-data;

storing the coloring level for the write-target-data;

determining a threshold value based on a remaining capacity of a usable area in a volatile memory and a non-volatile memory of the information processing device; and

determining whether to write the write-target-data in the volatile memory or the non-volatile memory by comparing the coloring level and the threshold value.

7. The method according to claim 6 , wherein the importance is determined using static information.

8. The method according to claim 7 , wherein the access frequency is determined based on static information and dynamic information.

9. The method according to claim 6 , wherein the volatile memory and non-volatile memory comprise different areas of a memory addressable by the operating system.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 4, 2009
From: KUNIMATSU, ATSUSHI; NAKAI, HIROTO; SAKAMOTO, HIROYUKI; MAEDA, KENICHI; MIYAGAWA, MASAKI; KAWAGOME, KAZUHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 023473/0046 →
Priority Claims (2)
JP 2008-231363 · Sep 9, 2008 · national
JP 2009-169371 · Jul 17, 2009 · national
Continuity (1)
Related Publication 20100064111A1 · Mar 11, 2010