IP Library Granted Patent US 9,299,864
Granted Patent B2
US 9,299,864 · App. 14/605,524 · Granted Mar 29, 2016

Ge/Si avalanche photodiode with integrated heater and fabrication thereof

Inventors: Tuo Shi (Beijing, CN); Pengfei Cai (Beijing, CN); Liangbo Wang (Beijing, CN); Nai Zhang (Fremont, CA); Wang Chen (Beijing, CN); Su Li (Beijing, CN); Ching-yin Hong (Lexington, MA); Mengyuan Huang (Beijing, CN); Dong Pan (Andover, MA)
Assignee: SiFotonics Technologies Co., Ltd.
H01L31/024H01L31/0203H01L31/028H01L31/02327H01L31/1075H01L31/1804
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,299,864
App. No.
14/605,524
Granted
Mar 29, 2016
Kind
B2
Abstract

Various embodiments of a novel structure of a Ge/Si avalanche photodiode with an integrated heater, as well as a fabrication method thereof, are provided. In one aspect, a doped region is formed either on the top silicon layer or the silicon substrate layer to function as a resistor. When the environmental temperature decreases to a certain point, a temperature control loop will be automatically triggered and a proper bias is applied along the heater, thus the temperature of the junction region of a Ge/Si avalanche photodiode is kept within an optimized range to maintain high sensitivity of the avalanche photodiode and low bit-error rate level.

Claims (21)

1. An apparatus, comprising:

a substrate;

at least one top-illuminated Ge/Si avalanche photodiode on a primary side of the substrate, the Ge/Si avalanche photodiode comprising:

a first Si layer doped with dopants of a first type;

a second Si layer as a multiplication layer which is un-intentionally doped, lightly doped with dopants of the first type at a concentration of less than 5E17 cm −3 , or lightly doped with dopants of a second type at a concentration of less than 5E17 cm −3 ;

a charge layer doped with dopants of the second type;

a Ge layer as an absorption layer which is un-intentionally doped, lightly doped with dopants of the first type at a concentration of less than 5E17 cm −3 , or lightly doped with dopants of the second type at a concentration of less than 5E17 cm −3 ; and

a doped layer doped with dopants of the second type; and

at least one heater integrated in the substrate, wherein, when an environmental temperature is below a threshold temperature and in response to a bias being applied thereon, the at least one heater is configured to increase a temperature of the structure to maintain a level of sensitivity of the Ge/Si avalanche photodiode structure, wherein the substrate comprises a Si layer and a buried oxide (BOX) layer adjacent and below the Si layer, and wherein the at least one heater is formed in the substrate to be adjacent and below the BOX layer of the substrate.

2. The apparatus of claim 1 , wherein the at least one heater comprises a resistive component.

3. The apparatus of claim 2 , wherein the resistive component is fabricated by ion implantation, which forms a doped region doped with dopants of the first type.

4. The apparatus of claim 2 , wherein the at least one heater comprises a doped well doped with dopants of the second type.

5. The apparatus of claim 1 , wherein dopants of the first type comprise n-type dopants, and wherein dopants of the second type comprise p-type dopants.

6. The apparatus of claim 1 , wherein the substrate comprises a silicon-on-insulator (SOI) substrate, a bulk Si substrate, or a silicon carbide (SiC) substrate.

7. The apparatus of claim 1 , wherein the Ge/Si avalanche photodiode comprises a waveguide structure.

8. The apparatus of claim 1 , wherein the Ge/Si avalanche photodiode further comprises one or more electrodes, wherein the at least one heater comprises one or more electrodes different than and separate from the one or more electrodes of the Ge/Si avalanche photodiode.

9. The apparatus of claim 1 , wherein the at least one heater comprises metal or TaN.

10. The apparatus of claim 1 , further comprising a packaging structure that contains the Ge/Si avalanche photodiode therein, wherein the packaging structure is of a transistor outline (TO) type or a butterfly type.

11. The apparatus of claim 10 , wherein the packaging structure is of the TO type, and wherein the packaging structure comprises a 6-pin TO-header mounted with the at least one heater integrated in Ge/Si avalanche photodiode.

12. The apparatus of claim 11 , wherein an electrode of a resistive component of the at least one heater is connected to one pin of the 6-pin TO header, and wherein another electrode of the resistive component is connected to a ground or a body of the 6-pin TO-header.

13. The apparatus of claim 1 , further comprising a temperature control loop configured to be triggered to maintain a temperature of the avalanche photodiode in a range using the at least one heater in response to the environment temperature falling below the threshold temperature.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2015
From: SHI, TUO; CAI, PENGFEI; WANG, LIANGBO; ZHANG, NAI; CHEN, WANG; LI, SU; HONG, CHING-YIN; HUANG, MENGYUAN; PAN, DONG
To: SIFOTONICS TECHNOLOGIES CO., LTD.
Reel/Frame 034814/0015 →
Continuity (2)
Provisional Application 61966353 · Feb 21, 2014
Related Publication 20150243800A1 · Aug 27, 2015