IP Library Granted Patent US 9,337,035
Granted Patent B2
US 9,337,035 · App. 14/636,101 · Granted May 10, 2016

Semiconductor device and method of manufacturing the same

Inventors: Makoto Mizukami (Igo Hyogo, JP); Takuma Suzuki (Himeji Hyogo, JP)
Assignee: Kabushiki Kaisha Toshiba
H01L21/0455H01L29/0649H01L29/66136H01L29/861H01L29/868H01L29/1608H01L29/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,337,035
App. No.
14/636,101
Granted
May 10, 2016
Kind
B2
Abstract

A semiconductor device includes a first electrode, a second electrode, a first semiconductor layer of a first conductivity type located between the first electrode and the second electrode and having a region in which a carbon vacancy density becomes lower in a first direction from the first electrode to the second electrode, a second semiconductor layer of the first conductivity type located between the first electrode and the first semiconductor layer and having an impurity element concentration higher than the impurity element concentration of the first semiconductor layer, and a plurality of third semiconductor layers of a second conductivity type located between the second electrode and the first semiconductor layer.

Claims (29)

1. A semiconductor device comprising:

a first electrode;

a second electrode;

a first semiconductor layer of a first conductivity type located between the first electrode and the second electrode and having a region in which a carbon vacancy density becomes lower in a first direction from the first electrode to the second electrode;

a second semiconductor layer of the first conductivity type located between the first electrode and the first semiconductor layer and having an impurity element concentration higher than the impurity element concentration of the first semiconductor layer; and

a plurality of third semiconductor layers of a second conductivity type that are located between the second electrode and the first semiconductor layer.

2. The device according to claim 1 ,

wherein the first semiconductor layer extends between adjacent third semiconductor layers, and

an insulating layer is located between the first semiconductor layer located between the adjacent third semiconductor layers and the second electrode.

3. The device according to claim 2 ,

wherein the plurality of third semiconductor layers extend in a direction crossing the first direction.

4. The device according to claim 2 , wherein the insulating layer further extends over a portion of the third semiconductor layers.

5. The device according to claim 1 ,

wherein the plurality of third semiconductor layers extend in a direction crossing the first direction.

6. The device according to claim 1 , wherein the first semiconductor layer comprises silicon carbide.

7. The device according to claim 6 , wherein the second semiconductor layer comprises silicon carbide.

8. The device according to claim 1 , wherein the first semiconductor layer is doped with aluminum ions.

9. A PIN diode, comprising:

a first electrode;

a second electrode;

a first semiconductor layer of a first conductivity type located between the first electrode and the second electrode and having a region in which a carbon vacancy density becomes lower in the direction from the first electrode to the second electrode;

a second semiconductor layer of the first conductivity type located between the first electrode and the first semiconductor layer and having an impurity element concentration higher than the impurity element concentration of the first semiconductor layer; and

a plurality of third semiconductor layers of a second conductivity type that are located between the second electrode and the first semiconductor layer, wherein the third semiconductor layers are separated by a portion of the first semiconductor layer extending between adjacent third semiconductor layers.

10. The PIN diode of claim 9 , further comprising an insulating layer disposed between the portion of the first semiconductor layer extending between adjacent third semiconductor layers and the first electrode.

11. The PIN diode of claim 10 , wherein the insulating layer comprises an oxidized first semiconductor layer material.

12. The PIN diode of claim 10 , wherein the insulating layer extends over a portion of the third semiconductor layer adjacent to the portion of the first semiconductor layer extending between adjacent third semiconductor layers and the first electrode.

13. The PIN diode of claim 9 , wherein the first semiconductor layer includes aluminum.

14. The PIN diode of claim 9 , wherein the first semiconductor layer comprises aluminum doped silicon carbide.

15. The PIN diode of claim 9 , wherein the second semiconductor layer comprises aluminum doped silicon carbide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2015
From: MIZUKAMI, MAKOTO; SUZUKI, TAKUMA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 035632/0980 →
Priority Claims (1)
JP 2014-051899 · Mar 14, 2014 · national
Continuity (1)
Related Publication 20150263086A1 · Sep 17, 2015