IP Library Granted Patent US 9,448,931
Granted Patent B2
US 9,448,931 · App. 14/029,425 · Granted Sep 20, 2016

Endian conversion method and system

Inventors: Akihito Kataoka (Hamura, JP); Koichiro Yamashita (Hachioji, JP); Naoki Odate (Akiruno, JP); Takahisa Suzuki (Kawasaki, JP); Hiromasa Yamauchi (Kawasaki, JP); Koji Kurihara (Kawasaki, JP); Toshiya Otomo (Kawasaki, JP)
Assignee: FUJITSU LIMITED
G06F12/06G06F7/768G06F2213/0038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,448,931
App. No.
14/029,425
Granted
Sep 20, 2016
Kind
B2
Abstract

An endian conversion method is executed by a CPU, and includes executing a program that includes endian conversion setting; and performing, when accessing an address of a main memory indicated in the endian conversion setting, endian conversion of data specified by the address of the main memory.

Claims (30)

1. An endian conversion method executed by a CPU, the endian conversion method comprising:

executing a program including an endian conversion setting that includes (1) an address of a main memory to be subjected to endian conversion and (2) a size that corresponds to the address and with which the endian conversion is to be performed; and

performing, when accessing the address included in the endian conversion setting, the endian conversion of data that is located at the address specified by the endian conversion setting and has the size specified by the endian conversion setting as corresponding to the address.

2. The endian conversion method according to claim 1 , further comprising

generating the endian conversion setting when source code of the program is compiled.

3. The endian conversion method according to claim 1 , wherein

the program includes endian conversion deletion notification for deleting the endian conversion setting when access to the address ends.

4. The endian conversion method according to claim 1 , further comprising

comparing the address included in the endian conversion setting and an address portion specified by a mask in the address of the main memory to be accessed, wherein

the performing includes performing, based on a comparison result, the endian conversion of the data located at the address of the main memory.

5. An endian conversion method executed by an endian conversion mechanism capable of accessing a CPU that executes a program, the endian conversion method comprising:

determining whether an address of a main memory to be accessed is included in an endian conversion area and whether an endian conversion setting exists for the address of the main memory, wherein the endian conversion setting includes (1) the address of the main memory to be subjected to endian conversion and (2) a size that corresponds to the address and with which the endian conversion is to be performed; and

performing, based on the determination result and with reference to the endian conversion setting, the endian conversion of data that is located at the address specified by the endian conversion setting and has the size specified by the endian conversion setting as corresponding to the address.

6. The endian conversion method according to claim 5 , wherein

the determining includes determining whether the endian conversion setting exists for the address of the main memory, when in a cache memory, the address of the main memory is indicated to be included in the endian conversion area and the endian conversion setting is indicated to not exist for the address of the main memory.

7. The endian conversion method according to claim 5 , further comprising

generating, when source code of the program is compiled, information indicating whether the address of the main memory is included in the endian conversion area.

8. The endian conversion method according to claim 5 , further comprising

acquiring, when data corresponding to the address of the main memory is processed, the endian conversion setting for the address of the main memory.

9. A system comprising:

a CPU that executes a program;

a main memory;

a generation circuit that generates, when an address of the main memory is accessed, a swap instruction to perform endian conversion of data that is located at the address specified by an endian conversion setting and has a size specified by the endian conversion setting as corresponding to the address, wherein (1) the address of the main memory to be subjected to the endian conversion and (2) the size that corresponds to the address and with which the endian conversion is to be performed are included in the endian conversion setting; and

an endian conversion circuit that performs, based on the swap instruction, the endian conversion of the data.

10. The system according to claim 9 , wherein

the generation circuit generates the swap instruction, based on the address of the main memory specified by the endian conversion setting included in the program.

11. The system according to claim 9 , wherein

the generation circuit generates the swap instruction when the address of the main memory is included in an endian conversion area and the endian conversion setting exists for the address of the main memory.

12. The system according to claim 9 , comprising

a swap circuit that based on the swap instruction, rearranges the data by a predetermined unit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2016
From: KATAOKA, AKIHITO; YAMASHITA, KOICHIRO; ODATE, NAOKI; SUZUKI, TAKAHISA; YAMAUCHI, HIROMASA; KURIHARA, KOJI; OTOMO, TOSHIYA
To: FUJITSU LIMITED
Reel/Frame 039460/0220 →
Continuity (2)
Continuation PCTJP2011056660 · Mar 18, 2011
Related Publication 20140019710A1 · Jan 16, 2014