IP Library Granted Patent US 9,484,103
Granted Patent B1
US 9,484,103 · App. 14/803,107 · Granted Nov 1, 2016

Electronic storage device

Inventors: Rolando H. Bruce (South San Francisco, CA); Reyjan C. Lanuza (Imus Cavite, PH); Jose Miguel N. Lukban (Penang, MY); Mark Ian A. Arcedera (Paranaque, PH); Ryan C. Chong (Quezon, PH)
Assignee: BiTMICRO Networks, Inc.
G11C16/14G11C16/08G11C16/20G11C16/26
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,484,103
App. No.
14/803,107
Granted
Nov 1, 2016
Kind
B1
Abstract

A solution for reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device is disclosed.

Claims (29)

1. A method comprising:

mapping a primary address to a set of minimum erasable locations in a storage device;

initializing the set;

obtaining and storing initialization parameters; and

initializing a section selection sequence that determines a first minimum writeable location in the set.

2. The method of claim 1 , wherein the set of minimum erasable locations comprises a flash block in a non-volatile memory device.

3. The method of claim 1 , wherein the set of minimum erasable locations comprises a plurality of flash blocks in a non-volatile memory device.

4. The method of claim 1 , wherein initializing the set comprises erasing the set.

5. The method of claim 1 , wherein the first minimum writable location comprises a flash section.

6. The method of claim 1 , wherein the initialization parameters comprises at least one of the following: a size of a minimum erasable location; a size of a minimum writeable location; a number of minimum erasable locations mapped to the primary address; a sequence range; and an invalid flash section location.

7. The method of claim 6 , wherein the size of the minimum writable location comprises a flash block page.

8. The method of claim 1 , wherein the section selection sequence indicates an available minimum writable location that can receive a write operation to store data associated with the primary address that is mapped to the set.

9. The method of claim 8 , wherein the available minimum writable location is no longer in an erased state after a write operation is performed on the available minimum writable location and wherein the section selection sequence indicates another available minimum writable location that can receive a second write operation to store data associated with the primary address that is mapped to the set.

10. An apparatus comprising:

a storage device configured to map a primary address to a set of minimum erasable locations in a storage device, initialize the set, obtain and store initialization parameters, and initialize a section selection sequence that determines a first minimum writeable location in the set.

11. The apparatus of claim 10 , wherein the set of minimum erasable locations comprises a flash block in a non-volatile memory device.

12. The apparatus of claim 10 , wherein the set of minimum erasable locations comprises a plurality of flash blocks in a non-volatile memory device.

13. The apparatus of claim 10 , wherein the storage device is configured to initialize the set by erasing the set.

14. The apparatus of claim 10 , wherein the first minimum writable location comprises a flash section.

15. The apparatus of claim 10 , wherein the initialization parameters comprises at least one of the following: a size of a minimum erasable location; a size of a minimum writeable location; a number of minimum erasable locations mapped to the primary address; a sequence range; and an invalid flash section location.

16. The apparatus of claim 15 , wherein the size of the minimum writable location comprises a flash block page.

17. The apparatus of claim 10 , wherein the section selection sequence indicates an available minimum writable location that can receive a write operation to store data associated with the primary address that is mapped to the set.

18. The apparatus of claim 17 , wherein the available minimum writable location is no longer in an erased state after a write operation is performed on the available minimum writable location and wherein the section selection sequence indicates another available minimum writable location that can receive a second write operation to store data associated with the primary address that is mapped to the set.

19. An article of manufacture, comprising:

a non-transient computer-readable medium having stored thereon instructions operable to permit an apparatus to:

map a primary address to a set of minimum erasable locations in a storage device;

initialize the set;

obtain and store initialization parameters; and

initialize a section selection sequence that determines a first minimum writeable location in the set.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2017
From: BITMICRO NETWORKS, INC.
To: BITMICRO LLC
Reel/Frame 043536/0407 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2015
From: BRUCE, ROLANDO H.; LANUZA, REYJAN C.; LUKBAN, JOSE MIGUEL N.; ARCEDERA, MARK IAN A.; CHONG, RYAN C.
To: BITMICRO NETWORKS, INC.
Reel/Frame 036663/0575 →
Continuity (3)
Continuation 14038684 · Sep 26, 2013
Continuation 12882059 · Sep 14, 2010
Provisional Application 61242346 · Sep 14, 2009