IP Library Granted Patent US 9,553,068
Granted Patent B2
US 9,553,068 · App. 14/725,377 · Granted Jan 24, 2017

Integrated circuit (“IC”) assembly includes an IC die with a top metallization layer and a conductive epoxy layer applied to the top metallization layer

Inventors: Osvaldo Jorge Lopez (Annandale, NJ); Jonathan Almeria Noquil (Bethlehem, PA); Juan Herbsommer (Allen, TX)
Assignee: TEXAS INSTRUMENTS INCORPORATED
H01L24/49H01L23/28H01L23/49562H01L23/49811H01L23/49838H01L23/49861H01L23/49883H01L24/06H01L24/29H01L24/83H01L24/85H01L24/45H01L2224/04042H01L2224/05078H01L2224/05573H01L2224/29026H01L2224/29139H01L2224/45015H01L2224/45124H01L2224/45144H01L2224/45147H01L2224/48091H01L2224/48247H01L2224/48464H01L2224/4912H01L2224/49111H01L2224/73265H01L2224/83851H01L2224/8592H01L2224/85205H01L2924/01047H01L2924/0665H01L2924/07811H01L2924/15747H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,553,068
App. No.
14/725,377
Granted
Jan 24, 2017
Kind
B2
Abstract

An integrated circuit (“IC”) assembly includes an IC die with a metallization layer on a top surface thereof. A plurality of lead wires are bonded at first end portions thereof to the metallization layer. A conductive layer is attached to the metallization layer and covers the first ends of the lead wires.

Claims (32)

1. An integrated circuit (“IC”) assembly, comprising:

an IC die having a metallization layer positioned on a surface of the IC die;

lead wires, each having a first end and a second end, the first ends of the lead wires bonded to the metallization layer; and

a contiguous conductive layer applied to the metallization layer, the contiguous conductive layer covering the first ends of the lead wires.

2. The IC assembly of claim 1 , wherein the metallization layer has a thickness ranges from 1um to 3um.

3. The IC assembly of claim 1 , wherein the contiguous conductive layer includes a layer of compliant material.

4. The IC assembly of claim 1 , wherein the contiguous conductive layer includes a silver epoxy paste layer.

5. The IC assembly of claim 1 , wherein:

the IC die includes a top surface and a bottom surface opposing the top surface; and

the metallization layer is deposited on the top surface of the IC die.

6. The IC assembly of claim 1 , further comprising:

a leadframe having a die pad portion and a lead portion, wherein:

the second ends of lead wires are bonded to the lead portion; and

the IC die includes a top surface and a bottom surface opposing the top surface, the bottom surface of the IC die is mounted on the die portion.

7. The IC assembly of claim 6 , further comprising:

a mold layer covering the IC die, the lead wires, and a portion of the leadframe.

8. The IC assembly of claim 6 , wherein the leadframe includes a power bar portion on which the lead portion is mounted such that the second ends of the lead wires are electrically coupled to the power bar portion.

9. The IC assembly of claim 1 , wherein the first ends of the lead wires are ball bonded to the metallization layer.

10. The IC assembly of claim 1 , wherein the first ends of the lead wires are wedge bonded to the metallization layer.

11. An integrated circuit (“IC”) package, comprising:

a leadframe including a die pad portion and a lead portion;

an integrated circuit (“IC”) die having a top surface facing away from the leadframe and a bottom surface mounted on the die pad portion of the leadframe;

a metallization layer formed on the top surface of the IC die;

lead wires each including a first end and a second end, the first ends bonded to the metallization layer, and the second ends bonded to the lead portion of the leadframe; and

a conductive layer formed on the metallization layer to cover and join the first ends of the lead wires above the IC die.

12. The IC package of claim 11 , further comprising:

a mold layer covering the IC die, the lead wires, and a portion of the leadframe, the mold layer having flat lateral side surfaces and terminals flushing with the lateral side surfaces and coupled with at least one of the lead wires.

13. The IC package of claim 11 , wherein the metallization layer has a thickness ranges from 1um to 3um.

14. The IC package of claim 11 , wherein the conductive layer includes a compliant material.

15. The IC package of claim 11 , wherein the conductive layer includes a contiguous layer of silver epoxy paste.

16. The IC package of claim 11 , wherein the first ends of the lead wires are ball bonded to the metallization layer.

17. The IC package of claim 11 , wherein the first ends of the lead wires are wedge bonded to the metallization layer.

Continuity (2)
Continuation 13754513 · Jan 30, 2013
Related Publication 20150262965A1 · Sep 17, 2015