IP Library Granted Patent US 9,553,084
Granted Patent B2
US 9,553,084 · App. 14/897,797 · Granted Jan 24, 2017

Switching element, semiconductor device, and semiconductor device manufacturing method

Inventors: Shigeru Hasegawa (Tokyo, JP); Kazuhiro Morishita (Tokyo, JP); Takeshi Kitani (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H01L27/0629H01L21/52H01L21/823475H01L22/20H01L23/528H01L23/5228H01L27/101H01L28/20H01L29/1602H01L29/1608H01L29/2003H01L29/4232H01L29/7803H01L29/7817H01L29/7395H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,553,084
App. No.
14/897,797
Granted
Jan 24, 2017
Kind
B2
Abstract

According to the present invention, a switching element includes a substrate, a first gate pad formed on the substrate, a second gate pad formed on the substrate, a first resistor portion formed on the substrate, the first resistor portion connecting the first gate pad and the second gate pad to each other, and a cell region formed on the substrate and connected to the first gate pad. Thus, measurement of the gate resistance value and selection from gate resistances of the switching element can be performed after the completion of the gate-resistor-incorporating-type switching element.

Claims (40)

1. A switching element comprising:

a substrate;

a first gate pad formed on the substrate;

a second gate pad formed on the substrate;

a first resistor portion formed on the substrate, the first resistor portion connecting the first gate pad and the second gate pad to each other; and

a cell region formed on the substrate and connected to the first gate pad,

wherein a wire can be fixed to the first gate pad and the second gate pad.

2. The switching element according to claim 1 , further comprising:

a third gate pad formed on the substrate; and

a second resistor portion formed on the substrate, the second resistor portion connecting the second gate pad and the third gate pad to each other.

3. The switching element according to claim 1 , further comprising:

a first additional gate pad formed on the substrate; and

a first additional resistor portion formed on the substrate, the first additional resistor portion connecting the first gate pad and the first additional gate pad to each other.

4. The switching element according to claim 3 , further comprising:

a second additional gate pad formed on the substrate; and

a second additional resistor portion formed on the substrate, the second additional resistor portion connecting the second additional gate pad and the first additional gate pad to each other.

5. The switching element according to claim 1 , wherein the first gate pad is outside the cell region, and the switching element further comprises a connecting part formed on the substrate, the connecting part connecting the first gate pad and the cell region to each other.

6. The switching element according to claim 5 , wherein the connecting part is formed of a piece of wiring.

7. The switching element according to claim 5 , wherein the connecting part is formed of a resistor portion.

8. The switching element according to claim 1 , further comprising:

a plurality of gate pads including the first gate pad and the second gate pad; and

a plurality of resistor portions including the first resistor portion, the plurality of resistor portions connecting the plurality of gate pads so that all the plurality of gate pads are electrically connected to the first gate pad,

wherein the plurality of gate pads are formed so as to surround the cell region.

9. The switching element according to claim 1 , wherein the first gate pad is formed in the cell region.

10. The switching element according to claim 1 , wherein the substrate is formed of a wide-bandgap semiconductor.

11. The switching element according to claim 10 , wherein the wide-bandgap semiconductor is silicon carbide, a gallium nitride-based material or diamond.

12. A semiconductor device comprising:

a plurality of switching elements each including a substrate, a first gate pad formed on the substrate, a second gate pad formed on the substrate, a first resistor portion formed on the substrate, the first resistor portion connecting the first gate pad and the second gate pad to each other, and a cell region formed on the substrate and connected to the first gate pad; and

a plurality of wires respectively connected to the first gate pads or the second gate pads of the plurality of switching elements, each of the plurality of wires being capable of supplying a control signal,

wherein a wire can be fixed to the first gate pad and the second gate pad.

13. A method of manufacturing a semiconductor device, comprising:

a step of manufacturing a switching element including a substrate, a first gate pad formed on the substrate, a second gate pad formed on the substrate, a first resistor portion formed on the substrate, the first resistor portion connecting the first gate pad and the second gate pad to each other, and a cell region formed on the substrate and connected to the first gate pad;

a step of measuring the resistance value of the first resistor portion by setting probes to the first gate pad and the second gate pad; and

a step of mounting the switching element in a module if the resistance value meets a standard, wherein

a wire can be fixed to the first gate pad and the second gate pad.

14. A method of manufacturing a semiconductor device, comprising:

a step of manufacturing a plurality of switching elements each including a substrate, a first gate pad formed on the substrate, a second gate pad formed on the substrate, a first resistor portion formed on the substrate, the first resistor portion connecting the first gate pad and the second gate pad to each other, and a cell region formed on the substrate and connected to the first gate pad;

a step of measuring the resistance value of the first resistor portion with respect to each of the plurality of switching elements by setting probes to the first gate pad and the second gate pad; and

a step of selecting one of the plurality of switching elements having the resistance value within a desired range and mounting the selected switching element in one semiconductor device, wherein

a wire can be fixed to the first gate pad and the second gate pad.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2015
From: HASEGAWA, SHIGERU; MORISHITA, KAZUHIRO; KITANI, TAKESHI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 037269/0686 →
Continuity (1)
Related Publication 20160148927A1 · May 26, 2016