IP Library Granted Patent US 9,558,091
Granted Patent B2
US 9,558,091 · App. 14/499,272 · Granted Jan 31, 2017

Information processing device, fault avoidance method, and program storage medium

Inventor: Tamae Ema (Tokyo, JP)
Assignee: NEC CORPORATION
G06F11/30G06F11/008G06F11/0715G06F11/0757
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,558,091
App. No.
14/499,272
Granted
Jan 31, 2017
Kind
B2
Abstract

An information processing device includes a detection unit and an avoidance unit. The detection unit monitors one or both of a utilization rate of memory capacity allocated to a process, and a processing time to take to process a request. The detection unit detects a state where a fault is likely to occur in the information processing device, based on the monitoring result. The avoidance unit executes fault avoidance processing when the state where the fault is likely to occur is detected. The fault avoidance processing is processing that lowers an upper limit number of threads from a standard value to a limit value that is less than the standard value, and extends a waiting time of a thread from a standard time to an extended time that is longer than the standard time.

Claims (20)

1. An information processing device, comprising: a central processing unit; and a data storage device, the data storage device having program code executable by the information processing device that, upon execution by the information processing device, causes the information processing device to function as: a detection unit that detects a state where a fault is likely to occur based on one or both of a utilization rate of memory capacity allocated to a process that is a unit in which a computer program is executed, and a processing time spent by a thread, which is generated by the process and is a unit in which processing corresponding to a request received by the process is executed, to perform the processing; and an avoidance unit that executes fault avoidance processing that louvers an upper limit number of the threads that are generated by the process and are able to belong to the process, from a standard value to a limit value that is less than the standard value, and extends a waiting time that the thread has to wait after completing processing until starting separate processing, from a standard time to an extended time that is longer than the standard time, when a state where a fault is likely to occur is detected.

2. The information processing device according to claim 1 , wherein the detection unit detects the state where the fault is likely to occur, when a processing time of the thread is delayed by a predetermined delay threshold value or more.

3. The information processing device according to claim 1 , wherein the detection unit detects the state where the fault is likely to occur, when a utilization rate of the memory capacity rises to a predetermined memory threshold value or more.

4. The information processing device according to claim 1 , wherein

the detection unit further includes a function to, when detecting the state where the fault is likely to occur, monitor the processing time of the threads or the utilization rate of the memory capacity, and validate whether or not the detection is correct based on the monitoring result, and

the avoidance unit executes the fault avoidance processing when the state where the fault is likely to occur is confirmed as a result of validation by the detection unit.

5. The information processing device according to claim 4 , wherein

the detection unit monitors, when there are a plurality of the threads generated by the process and belonging to the process, and when the detection based on the processing time of the thread is to be validated, the processing time of each of the threads across a predetermined delay validation period, calculates, as a waiting ratio, a ratio of a number of the threads that are waiting with respect to a total number of the threads belonging to the process, and validates the detection based on a processing time of each of the threads and the waiting ratio.

6. The information processing device according to claim 4 , wherein

the detection unit acquires, when the state where the fault is likely to occur is detected by a fact that the utilization rate of the memory capacity acquired in each predetermined time interval rises to a memory threshold value or more, and when the detection is to be validated, the utilization rate of the memory capacity in each time interval that is shorter than a time interval in which the utilization rate of the memory capacity is acquired, and validates the detection based on the utilization rate of the acquired memory capacity.

7. The information processing device according to claim 1 , wherein

the avoidance unit executes fault avoidance processing when the state where the fault is likely to occur is detected by the detection unit based on one of the utilization rate of the memory capacity and the processing time of the thread, and then, before a predetermined time period elapses, the state where the fault is likely to occur is detected based on the other of the utilization rate of the memory capacity and the processing time of the thread.

8. The information processing device according to claim 1 , further comprising a return unit that monitors the utilization rate of the memory capacity or the processing time of the thread after the avoidance unit executes the fault avoidance processing, and returns the upper limit number of the threads to the standard value and also returns the waiting time of the thread to the standard time when a predetermined improvement state is detected as a result of the monitoring.

9. An information processing device, comprising: a central processing unit; and a data storage device, the data storage device having program code executable by the information processsing device that, upon execution by the information processing device, causes the information processing device to function as: detection means for detecting a state where a fault is likely to occur based on one or both of a utilization rate of memory capacity allocated to a process that is a unit in which a computer program is executed, and a processing time spent by a thread, which is generated by the process and is a unit in which processing corresponding to a request received by the process is executed, to perform the processing; and avoidance means for executing fault avoidance processing that lowers an upper limit number of the threads that are generated by the process and are able to belong to the process, from a standard value to a limit value that is less than the standard value, and extends a waiting time that the thread has to wait after completing processing until starting separate processing, from a standard time to an extended time that is longer than the standard time, when a state where a fault is likely to occur is detected.

10. A fault avoidance method, comprising:

detecting, by a computer, a state where a fault is likely to occur based on one or both of a utilization rate of memory capacity allocated to a process that is a unit in which a computer program is executed, and a processing time spent by a thread which is generated by the process and is a unit in which processing corresponding to a request received by the process is executed, to perform the processing, and

lowering, by a computer, an upper limit number of the threads that are generated by the process and are able to belong to the process, from a standard value to a limit value that is less than the standard value, and a computer extends a waiting time that the thread has to wait after completing processing until starting separate processing, from a standard time to an extended time that is longer than the standard time, when a state where a fault is likely to occur is detected.

11. A non-transitory program storage medium that retains a computer program that causes a computer to execute:

processing of detecting a state where a fault is likely to occur based on one or both of a utilization rate of memory capacity allocated to a process that is a unit in which a computer program is executed, and a processing time spent by a thread, which is generated by the process and is a unit in which processing corresponding to a request received by the process is executed, to perform the processing; and

processing of a computer lowering an upper limit number of the threads that are generated by the process and are able to belong to the process, from a standard value to a limit value that is less than the standard value, and extending a waiting time that the thread has to wait after completing processing until starting separate processing, from a standard time to an extended time that is longer than the standard time, when a state where a fault is likely to occur is detected.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2014
From: EMA, TAMAE
To: NEC CORPORATION
Reel/Frame 033835/0083 →
Priority Claims (2)
JP 2013-201451 · Sep 27, 2013 · national
JP 2014-176924 · Sep 1, 2014 · national
Continuity (1)
Related Publication 20150095698A1 · Apr 2, 2015