Parallel bit interleaver

1. A transmitting method for transmitting a codeword generated based on a quasi-cyclic low-density parity check coding scheme, including a repeat-accumulate quasi-cyclic low-density parity check coding scheme, the transmitting method comprising:

a cyclic block permutation step of applying a cyclic block permutation process to a codeword made up of N cyclic blocks each consisting of Q bits, to reorder the cyclic blocks in accordance with a cyclic block permutation rule defining a reordering of the cyclic blocks;

a bit permutation step of applying a bit permutation process to the codeword after the cyclic block permutation process, to reorder the bits of the codeword in accordance with a bit permutation rule defining a reordering of the bits;

a dividing step of dividing the codeword after the bit permutation process into a plurality of constellation words, each of the constellation words being made up of M bits, and

a transmitting step of transmitting a transmitting signal generated from the constellation words, wherein

N is a multiple of M,

the bit permutation rule defines the reordering of the bits of the codeword after the cyclic block permutation process, such that the Q bits in each of the N cyclic blocks are each allocated to a bit of an identical bit index in Q constellation words and the Q constellation words are each made up of one bit in each of M cyclic blocks, the M cyclic blocks being common to the Q constellation words, and the bit index of the bit in each of the constellation words to which the bits in each of the cyclic blocks are allocated is determined in accordance with the cyclic block permutation rule.

2. A transmitter for transmitting a codeword generated based on a quasi-cyclic low-density parity check coding scheme, including a repeat-accumulate quasi-cyclic low-density parity check coding scheme, the transmitter comprising:

a cyclic block permutator that, in operation, applies a cyclic block permutation process to a codeword made up of N cyclic blocks each consisting of Q bits, to reorder the cyclic blocks in accordance with a cyclic block permutation rule defining a reordering of the cyclic blocks;

a bit permutator that, in operation, applies a bit permutation process to the codeword after the cyclic block permutation process, to reorder the bits of the codeword in accordance with a bit permutation rule defining a reordering of the bits;

a divider that, in operation, divides the codeword after the bit permutation process into a plurality of constellation words, each of the constellation words being made up of M bits, and

a transmitter that, in operation, transmits a transmitting signal generated from the constellation words, wherein

N is a multiple of M,

the bit permutation rule defines the reordering of the bits of the codeword after the cyclic block permutation process, such that the Q bits in each of the N cyclic blocks are each allocated to a bit of an identical bit index in Q constellation words and the Q constellation words are each made up of one bit in each of M cyclic blocks, the M cyclic blocks being common to the Q constellation words, and

the bit index of the bit in each of the constellation words to which the bits in each of the cyclic blocks are allocated is determined in accordance with the cyclic block permutation rule.

3. A receiving method for receiving a transmitting signal generated by modulating N×Q/M constellation words, the constellation words being generated by applying a bit reordering process to a codeword generated based on a quasi-cyclic low-density parity check coding scheme, including a repeat-accumulate quasi-cyclic low-density parity check coding scheme, and dividing bits of the codeword for each M bits, the codeword being made up of N cyclic blocks each including Q bits, the bit reordering process comprising:

a cyclic block permutation process of reordering the cyclic blocks of the codeword in accordance with a cyclic block permutation rule defining a reordering of the cyclic blocks; and

a bit permutation process of reordering the bits of the codeword after the cyclic block permutation process in accordance with a bit permutation rule defining a reordering of the bits, wherein

N is a multiple of M,

the bit permutation rule defines the reordering of the bits of the codeword after the cyclic block permutation process, such that the Q bits in each of the N cyclic blocks are each allocated to a bit of an identical bit index in Q constellation words and the Q constellation words are each made up of one bit in each of M cyclic blocks, the M cyclic blocks being common to the Q constellation words,

the bit index of the bit in each of the constellation words to which the bits in each of the cyclic blocks are allocated is determined in accordance with the cyclic block permutation rule, and

the receiving method comprising

a receiving step of receiving a received signal, the received signal being generated by receiving the transmitting signal transmitted from a transmitter,

a demodulating step of generating a demodulated signal by demodulating the received signal, which has been transmitted by modulating the N×Q/M constellation words; and

a decoding step of decoding the demodulated signal in accordance with the cyclic block permutation rule and the bit permutation rule to generate data before coding according to the quasi-cyclic low-density parity check coding scheme.

4. A receiver for receiving a transmitting signal generated by modulating N×Q/M constellation words, the constellation words being generated by applying a bit reordering process to a codeword generated based on a quasi-cyclic low-density parity check coding scheme, including a repeat-accumulate quasi-cyclic low-density parity check coding scheme, and dividing bits of the codeword for each M bits, the codeword being made up of N cyclic blocks each including Q bits,

the bit reordering process comprising:

a cyclic block permutation process of reordering the cyclic blocks of the codeword in accordance with a cyclic block permutation rule defining a reordering of the cyclic blocks; and

a bit permutation process of reordering the bits of the codeword after the cyclic block permutation process in accordance with a bit permutation rule defining a reordering of the bits, wherein

N is a multiple of M,

the bit permutation rule defines the reordering of the bits of the codeword after the cyclic block permutation process, such that the Q bits in each of the N cyclic blocks are each allocated to a bit of an identical bit index in Q constellation words and the Q constellation words are each made up of one bit in each of M cyclic blocks, the M cyclic blocks being common to the Q constellation words,

the bit index of the bit in each of the constellation words to which the bits in each of the cyclic blocks are allocated is determined in accordance with the cyclic block permutation rule, and

the signal processor comprising

a receiver that, in operation, receives a received signal, the received signal being generated by receiving the transmitting signal transmitted from a transmitter,

a demodulator that, in operation, generates a demodulated signal by demodulating the signal, which has been transmitted by modulating the N×Q/M constellation words; and

a decoder that, in operation, decodes the demodulated signal in accordance with the cyclic block permutation rule and the bit permutation rule to generate data before coding according to the quasi-cyclic low-density parity check coding scheme.