IP Library Granted Patent US 9,608,780
Granted Patent B2
US 9,608,780 · App. 12/564,670 · Granted Mar 28, 2017

Transmit diversity for SC-FDMA

Inventors: Xiliang Luo (San Diego, CA); Peter Gaal (San Diego, CA); Juan Montojo (San Diego, CA); Wanshi Chen (San Diego, CA)
Assignee: QUALCOMM Incorporated
H04L5/0023H04B7/068H04B7/0667H04L1/0618H04L27/2607
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,608,780
App. No.
12/564,670
Granted
Mar 28, 2017
Kind
B2
Abstract

Techniques for transmitting data with transmit diversity for single-carrier frequency division multiple access (SC-FDMA) are described. In one design, a transmitter (e.g., a UE) may form a first symbol vector including first and second modulation symbol sequences. The transmitter may also form a second symbol vector including third and fourth modulation symbol sequences, which may be generated based on the second and first modulation symbol sequences, respectively. Each symbol vector may further include a cyclic prefix and possibly a cyclic postfix for each modulation symbol sequence. The transmitter may generate a first SC-FDMA symbol based on the first symbol vector and a second SC-FDMA symbol based on the second symbol vector. The transmitter may transmit the first and second SC-FDMA symbols from two transmit antennas in a single SC-FDMA symbol period to achieve transmit diversity.

Claims (93)

1. A method for wireless communication at a wireless device, comprising:

forming a first symbol vector comprising a first modulation symbol sequence, a second modulation symbol sequence, a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length;

forming a second symbol vector comprising a third modulation symbol sequence, a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, the third modulation symbol sequence being generated based on the second modulation symbol sequence, and the fourth modulation symbol sequence being generated based on the first modulation symbol sequence;

generating a first single-carrier frequency division multiple access (SC-FDMA) symbol comprising the first symbol vector for a first transmit antenna;

generating a second SC-FDMA symbol comprising the second symbol vector for a second transmit antenna; and

transmitting the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna within a same SC-FDMA symbol period to achieve transmit diversity.

2. The method of claim 1 , further comprising:

generating the third modulation symbol sequence based on a version of the second modulation symbol sequence; and

generating the fourth modulation symbol sequence based on a version of the first modulation symbol sequence.

3. The method of claim 1 , wherein the first set of cyclic prefixes comprises a first cyclic prefix for the first modulation symbol sequence and a second cyclic prefix for the second modulation symbol sequence, and wherein the second set of cyclic prefixes comprises a third cyclic prefix for the third modulation symbol sequence and a fourth cyclic prefix for the fourth modulation symbol sequence.

4. The method of claim 3 , wherein the first set of cyclic postfixes comprises a first cyclic postfix for the first modulation symbol sequence and a second cyclic postfix for the second modulation symbol sequence, and wherein the second set of cyclic postfixes comprises a third cyclic postfix for the third modulation symbol sequence and a fourth cyclic postfix for the fourth modulation symbol sequence.

5. The method of claim 4 , wherein the first symbol vector comprises the first cyclic prefix, followed by the first modulation symbol sequence, followed by the first cyclic postfix, followed by the second cyclic prefix, followed by the second modulation symbol sequence, and followed by the second cyclic postfix, and wherein the second symbol vector comprises the third cyclic prefix, followed by the third modulation symbol sequence, followed by the third cyclic postfix, followed by the fourth cyclic prefix, followed by the fourth modulation symbol sequence, and followed by the fourth cyclic postfix.

6. The method of claim 1 , wherein the first, second, third and fourth modulation symbol sequences each has a third length.

7. The method of claim 1 , further comprising:

receiving signaling indicating the first and second lengths.

8. The method of claim 1 , further comprising:

determining the first and second lengths based on a system parameter.

9. The method of claim 1 , further comprising:

generating a pair of SC-FDMA symbols for the first and second transmit antennas in each symbol period used for data transmission in a slot, each pair of SC-FDMA symbols being generated based on a respective pair of first and second modulation symbol sequences.

10. The method of claim 1 , further comprising:

generating a set of four SC-FDMA symbols for each pair of symbol periods used for data transmission in a slot;

transmitting each set of four SC-FDMA symbols from the first and second transmit antennas in two symbol periods of the slot; and

transmitting the first and second SC-FDMA symbols from the first and second transmit antennas in one symbol period of the slot.

11. An apparatus for wireless communication, comprising:

means for forming a first symbol vector comprising a first modulation symbol sequence, a second modulation symbol sequence, a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length;

means for forming a second symbol vector comprising a third modulation symbol sequence, a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, the third modulation symbol sequence being generated based on the second modulation symbol sequence, and the fourth modulation symbol sequence being generated based on the first modulation symbol sequence;

means for generating a first single-carrier frequency division multiple access (SC-FDMA) symbol comprising the first symbol vector for a first transmit antenna; means for generating a second SC-FDMA symbol comprising the second symbol vector for a second transmit antenna; and

means for transmitting the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna within a same SC-FDMA symbol period to achieve transmit diversity.

12. The apparatus of claim 11 , further comprising:

means for generating the third modulation symbol sequence based on a version of the second modulation symbol sequence; and

means for generating the fourth modulation symbol sequence based on a version of the first modulation symbol sequence.

13. The apparatus of claim 11 , wherein the first set of cyclic prefixes comprises a first cyclic prefix for the first modulation symbol sequence and a second cyclic prefix for the second modulation symbol sequence, and wherein the second set of cyclic prefixes comprises a third cyclic prefix for the third modulation symbol sequence and a fourth cyclic prefix for the fourth modulation symbol sequence.

14. The apparatus of claim 13 , wherein the first set of cyclic postfixes comprises a first cyclic postfix for the first modulation symbol sequence and a second cyclic postfix for the second modulation symbol sequence, and wherein the second set of cyclic postfixes comprises a third cyclic postfix for the third modulation symbol sequence and a fourth cyclic postfix for the fourth modulation symbol sequence.

15. An apparatus for wireless communication, comprising:

at least one processor; and

a memory in electronic communication with the at least one processor, the memory storing instructions that cause, when executed by the least one processor, the apparatus to:

form a first symbol vector comprising a first modulation symbol sequence, a second modulation symbol sequence, a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length,

form a second symbol vector comprising a third modulation symbol sequence, a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, the third modulation symbol sequence being generated based on the second modulation symbol sequence, and the fourth modulation symbol sequence being generated based on the first modulation symbol sequence,

generate a first single-carrier frequency division multiple access (SC-FDMA) symbol comprising the first symbol vector for a first transmit antenna,

generate a second SC-FDMA comprising the second symbol vector for a second transmit antenna, and

transmit the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna within a same SC-FDMA symbol period to achieve transmit diversity.

16. The apparatus of claim 15 , wherein the at least one processor is configured to generate the third modulation symbol sequence based on a version of the second modulation symbol sequence, and to generate the fourth modulation symbol sequence based on a version of the first modulation symbol sequence.

17. The apparatus of claim 15 , wherein the first set of cyclic prefixes comprises a first cyclic prefix for the first modulation symbol sequence and a second cyclic prefix for the second modulation symbol sequence, and wherein the second set of cyclic prefixes comprises a third cyclic prefix for the third modulation symbol sequence and a fourth cyclic prefix for the fourth modulation symbol sequence.

18. The apparatus of claim 17 , wherein the first set of cyclic postfixes comprises a first cyclic postfix for the first modulation symbol sequence and a second cyclic postfix for the second modulation symbol sequence, and wherein the second set of cyclic postfixes comprises a third cyclic postfix for the third modulation symbol sequence and a fourth cyclic postfix for the fourth modulation symbol sequence.

19. A non-transitory computer-readable medium comprising:

code for causing at least one computer to form a first symbol vector comprising a first modulation symbol sequence a second modulation symbol sequence, a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length,

code for causing the at least one computer to form a second symbol vector comprising a third modulation symbol sequence a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, the third modulation symbol sequence being generated based on the second modulation symbol sequence, and the fourth modulation symbol sequence being generated based on the first modulation symbol sequence,

code for causing the at least one computer to generate a first single-carrier frequency division multiple access (SC-FDMA) symbol comprising the first symbol vector for a first transmit antenna, and

code for causing the at least one computer to generate a second SC-FDMA symbol comprising the second symbol vector for a second transmit antenna, and

code for transmitting the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna within a same SC-FDMA symbol period to achieve transmit diversity.

20. A method for wireless communication, comprising:

receiving at a receiver a single-carrier frequency division multiple access (SC-FDMA) symbol comprising a first SC-FDMA symbol sent from a first transmit antenna and a second SC-FDMA symbol sent from a second transmit antenna at a transmitter, the first SC-FDMA symbol being generated by the transmitter and comprising a first symbol vector comprising a first modulation symbol sequence a second modulation symbol sequence a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length, the second SC-FDMA symbol being generated by the transmitter and comprising a second symbol vector comprising a third modulation symbol sequence a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, and the third and fourth modulation symbol sequences being generated based on the second and first modulation symbol sequences, respectively, wherein the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna are transmitted within a same SC-FDMA symbol period;

processing the received SC-FDMA symbol to obtain estimates of the first and second modulation symbol sequences; and

obtaining estimates of the first and second modulation symbol sequences.

21. The method of claim 20 , wherein the processing the received SC-FDMA symbol comprises

performing SC-FDMA demodulation on the received SC-FDMA symbol to obtain received symbols for a set of subcarriers used for transmission and to obtain time-domain input samples based on the received symbols, and

performing symbol detection based on the input samples, a first channel estimate for the first transmit antenna, and a second channel estimate for the second transmit antenna to obtain the estimates of the first and second modulation symbol sequences.

22. The method of claim 21 , wherein the performing symbol detection comprises

demultiplexing the input samples into first input samples and second input samples,

transforming the first input samples to frequency domain to obtain first input symbols,

transforming the second input samples to frequency domain to obtain second input symbols,

combining the first and second input symbols based on the first and second channel estimates to obtain first and second detected symbols,

transforming the first detected symbols to time domain to obtain an estimate of the first modulation symbol sequence, and

transforming the second detected symbols to time domain to obtain an estimate of the second modulation symbol sequence.

23. The method of claim 22 , wherein the combining the first and second input symbols comprises

summing a first version of the first input symbols multiplied with a first version of the first channel estimate and a first version of the second input symbols multiplied with a first version of the second channel estimate to obtain the first detected symbols, and

summing a second version of the first input symbols multiplied with a second version of the second channel estimate and a second version of the second input symbols multiplied with a second version of the first channel estimate to obtain the second detected symbols.

24. The method of claim 20 , further comprising:

obtaining at least one additional received SC-FDMA symbol at the receiver, each first and second channel estimates additional received SC-FDMA symbol comprising the first and second SC-FDMA symbols sent by the transmitter, each received SC-FDMA symbol being obtained from a different antenna at the receiver; and

processing all received SC-FDMA symbols to obtain the estimates of the first and second modulation symbol sequences.

25. The method of claim 24 , wherein the processing all SC-FDMA symbols comprises

performing SC-FDMA demodulation on each received SC-FDMA symbol to obtain received symbols for the set of subcarriers used for transmission and to obtain time-domain input samples based on the received symbols, and

performing symbol detection based on the input samples from all received SC-FDMA symbols and channel estimates for the first and second transmit antennas to obtain the estimates of the first and second modulation symbol sequences.

26. An apparatus for wireless communication, comprising:

means for receiving at a receiver a received single-carrier frequency division multiple access (SC-FDMA) symbol comprising a first SC-FDMA symbol sent from a first transmit antenna and a second SC-FDMA symbol sent from a second transmit antenna at a transmitter, the first SC-FDMA symbol being generated by the transmitter and comprising a first symbol vector comprising a first modulation symbol sequence, a second modulation symbol sequence, a first set of cyclic prefixes having a first length, and a first set of cyclic postfixes having a second length, the second SC-FDMA symbol being generated by the transmitter and comprising a second symbol vector comprising a third modulation symbol sequence, a fourth modulation symbol sequence, a second set of cyclic prefixes having the first length, and a second set of cyclic postfixes having the second length, and the third and fourth modulation symbol sequences being generated based on the second and first modulation symbol sequences, respectively, wherein the first SC-FDMA symbol from the first transmit antenna and the second SC-FDMA symbol from the second transmit antenna are transmitted within a same SC-FDMA symbol period;

means for processing the received SC-FDMA symbol to obtain estimates of the first and second modulation symbol sequences; and

means for obtaining estimates of the first and second modulation symbol sequences.

27. The apparatus of claim 26 , wherein the means for processing the received SC-FDMA symbol comprises

means for performing SC-FDMA demodulation on the received SC-FDMA symbol to obtain received symbols for a set of subcarriers used for transmission and to obtain time-domain input samples based on the received symbols, and

means for performing symbol detection based on the input samples, a first channel estimate for the first transmit antenna, and a second channel estimate for the second transmit antenna to obtain the estimates of the first and second modulation symbol sequences.

28. The apparatus of claim 27 , wherein the means for performing symbol detection comprises

means for demultiplexing the input samples into first input samples and second input samples,

means for transforming the first input samples to frequency domain to obtain first input symbols,

means for transforming the second input samples to frequency domain to obtain second input symbols,

means for combining the first and second input symbols based on the first and second channel estimates to obtain first and second detected symbols,

means for transforming the first detected symbols to time domain to obtain an estimate of the first modulation symbol sequence, and

means for transforming the second detected symbols to time domain to obtain an estimate of the second modulation symbol sequence.

29. The apparatus of claim 28 , wherein the means for combining the first and second input symbols comprises

means for summing a first version of the first input symbols multiplied with a first version of the first channel estimate and a first version of the second input symbols multiplied with a first version of the second channel to obtain the first detected symbols, and

means for summing a second version of the first input symbols multiplied with a second version of the second channel estimate and a second version of the second input symbols multiplied with a second version of the first channel to obtain the second detected symbols.

30. The apparatus of claim 26 , further comprising:

means for obtaining at least one additional received SC-FDMA symbol at the receiver, each additional received SC-FDMA symbol comprising the first and second SC-FDMA symbols sent by the transmitter, each received SC-FDMA symbol being obtained from a different antenna at the receiver; and

means for processing all received SC-FDMA symbols to obtain the estimates of the first and second modulation symbol sequences.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2009
From: LUO, XILIANG; GAAL, PETER; MONTOJO, JUAN; CHEN, WANSHI
To: QUALCOMM INCORPORATED
Reel/Frame 023678/0921 →
Continuity (2)
Provisional Application 61099375 · Sep 23, 2008
Related Publication 20100085955A1 · Apr 8, 2010