IP Library Granted Patent US 9,653,986
Granted Patent B2
US 9,653,986 · App. 14/212,062 · Granted May 16, 2017

Multi-level step-up converter topologies, control and soft start systems and methods

Inventors: Serhii Mikhailovich Zhak (North Andover, MA); Mark Anthony Belch (Chandler, AZ); Brett A. Miwa (Wellesley, MA); David Harrington (North Chelmsford, MA); Jonathan King (Brookline, NH)
Assignee: Maxim Integrated Products, Inc.
H02M1/36H02M3/158H02M7/483
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,653,986
App. No.
14/212,062
Granted
May 16, 2017
Kind
B2
Abstract

A multi-level, step-up converter circuit includes an inductor including one terminal in communication with an input voltage supply. N transistor pairs are connected in series, where N is an integer greater than one. First and second transistors of a first pair of the N transistor pairs are connected together at a node. The node is in communication with another terminal of the inductor. Third and fourth transistors of a second pair of the N transistor pairs are connected to the first and second transistors, respectively. (N−1) capacitors have terminals connected between the N transistor pairs, respectively. An output capacitor has a terminal in communication with at least one transistor of the N transistor pair.

Claims (129)

1. A multi-level, step-up converter circuit comprising:

an inductor including one terminal in communication with an input voltage supply;

N transistor pairs connected in series, where N is an integer greater than two,

wherein first and second transistors of a first pair of the N transistor pairs are connected together at a node, and wherein the node is in communication with another terminal of the inductor, and

wherein third and fourth transistors of a second pair of the N transistor pairs are connected to the first and second transistors, respectively;

(N−1) capacitors having terminals connected between the N transistor pairs, respectively;

an output capacitor having a terminal in communication with at least one transistor of the N transistor pairs; and

a soft start module configured to sequentially charge the (N−1) capacitors to (N−1) fractions of an output voltage, respectively,

wherein the inductor, the (N−1) capacitors, and N transistor pairs are integrated to create a monolithic converter system.

2. The multi-level, step-up converter of claim 1 , further comprising a control module configured to control states of the N transistor pairs.

3. The multi-level, step-up converter of claim 2 , wherein the control module is configured to charge the (N−1) capacitors to predetermined levels prior to converter operation.

4. The multi-level, step-up converter of claim 2 , wherein the control module controls the states of the N transistor pairs based in part on a duty cycle D and period T.

5. The multi-level, step-up converter of claim 4 , wherein the voltages across the (N−1) capacitors are sensed and duty cycles DN of the N transistor pairs are modified to maintain predetermined voltage ratios on the (N−1) capacitors.

6. The multi-level, step-up converter of claim 4 , wherein the period T is derived from an external clock signal.

7. The multi-level, step-up converter of claim 4 , wherein the period T is modified in response to a programmed output current.

8. The multi-level, step-up converter of claim 4 , wherein the period T is modified in response to a sensed output current.

9. The multi-level, step-up converter of claim 2 , wherein when operating in a continuous conduction mode with a duty cycle that is less than 50%, the control module is configured to control the states of the first, second, third and fourth transistors, at least one of sequentially and non-sequentially, in:

a first switching mode in which the first and third transistors are closed and the second and fourth transistors are open;

a second switching mode in which the first and second transistors are closed and the third and fourth transistors are open;

a third switching mode in which the second and fourth transistors are closed and the first and third transistors are open; and

a fourth switching mode in which the first and second transistors are closed and the third and fourth transistors are open.

10. The multi-level, step-up converter of claim 2 , wherein when operating in a continuous conduction mode with a duty cycle that is less than 50%, the control module is configured to operate, at least one of sequentially and non-sequentially, in first, second, third and fourth switching modes, and wherein:

during the first switching mode, current is supplied by at least one of the (N−1) capacitors to a load;

during the second switching mode, current is supplied by the inductor to the load;

during the third switching mode, at least one of the (N−1) capacitors is charged; and

during the fourth switching mode, current is supplied by the inductor to the load.

11. The multi-level, step-up converter of claim 10 , wherein the control module is configured to transition:

from the first switching mode to the second switching mode at D*T;

from the second switching mode to a third switching mode at T/2;

from the third switching mode to the fourth switching mode at (½+D)*T; and

from the fourth switching mode to the first switching mode at T, where T is a period and D is the duty cycle.

12. The multi-level, step-up converter of claim 2 , wherein when operating in a continuous conduction mode with a duty cycle that is greater than 50%, the control module is configured to control the states of the first, second, third and fourth transistors, at least one of sequentially and non-sequentially, in:

a first switching mode in which the first and third transistors are open and the second and fourth transistors are closed;

a second switching mode in which the second and third transistors are closed and the first and fourth transistors are open;

a third switching mode in which the first and third transistors are open and the second and fourth transistors are closed; and

a fourth switching mode in which the first and fourth transistors are closed and the second and third transistors are open.

13. The multi-level, step-up converter of claim 2 , wherein when operating in a continuous conduction mode with a duty cycle that is greater than 50%, the control module is configured to operate, at least one of sequentially and non-sequentially, in first, second, third and fourth switching modes, and wherein:

during the first and third switching modes, current flows to ground;

during the second switching mode, current is supplied by at least one of the (N−1) capacitors to a load; and

during the fourth switching mode, at least one of the (N−1) capacitors is charged.

14. The multi-level, step-up converter of claim 13 , wherein the control module transitions:

from the first switching mode to the second switching mode at (D−½)*T;

from the second switching mode to the third switching mode at T/2;

from the third switching mode to the fourth switching mode at D*T; and

from the fourth switching mode to the first switching mode at T, where T is a period and D is the duty cycle.

15. The multi-level, step-up converter of claim 2 , wherein when operating in a discontinuous conduction mode with V OUT /V IN that is less than 50%, the control module controls the states of the first, second, third and fourth transistors, at least one of sequentially and non-sequentially, in:

a first switching mode in which the second and third transistors are closed and the first and fourth transistors are open;

a second switching mode in which the first and third transistors are closed and the second and fourth transistors are open;

a third switching mode in which the second, third and fourth transistors are open and the first transistor is open;

a fourth switching mode in which the first and fourth transistors are closed and the second and third transistors are open;

a fifth switching mode in which the first and third transistors are closed and the second and fourth transistors are open; and

a sixth switching mode in which the first, second and fourth transistors are open and the third transistor is open.

16. The multi-level, step-up converter of claim 2 , wherein when operating in a discontinuous conduction mode with V OUT /V IN that is less than 50%, the control module operates, at least one of sequentially and non-sequentially, in a first switching mode, a second switching mode, a third switching mode, a fourth switching mode, a fifth switching mode and a sixth switching mode, and wherein:

during the first switching mode, current is supplied by at least one of the (N−1) capacitors to a load;

during the second switching mode, current is supplied by the inductor to the load;

during the third switching mode, current is not supplied to the load or the (N−1) capacitors;

during the fourth switching mode, at least one of the (N−1) capacitors is charged; and

during the fifth switching mode, current is supplied by the inductor to the load;

during the sixth switching mode, current is not supplied to the load or the (N−1) capacitors.

17. The multi-level, step-up converter of claim 16 , wherein the control module is configured to transition:

from the first switching mode to the second switching mode when current is equal to a predetermined current;

from the second switching mode to the third switching mode when current is zero;

from the third switching mode to the fourth switching mode at T/2;

from the fourth switching mode to the fifth switching mode when current is equal to a predetermined current;

from the fifth switching mode to the sixth switching mode when current is zero; and

from the sixth switching mode to the first switching mode at T, where T is a period and D is a duty cycle.

18. The multi-level, step-up converter of claim 2 , wherein when operating in a discontinuous conduction mode with V OUT /V IN that is greater than 50%, the control module is configured to control the states of the first, second, third and fourth transistors, at least one of sequentially and non-sequentially, in:

a first switching mode in which the first and third transistors are open and the second and fourth transistors are closed;

a second switching mode in which the second and third transistors are closed and the first and fourth transistors are open;

a third switching mode in which the first, third and fourth transistors are open and the second transistor is closed;

a fourth switching mode in which the first and third transistors are open and the second and fourth transistors are closed;

a fifth switching mode in which the first and fourth transistors are closed and the second and third transistors are open; and

a sixth switching mode in which the first, second and third transistors are open and the fourth transistor is closed.

19. The multi-level, step-up converter of claim 2 , wherein when operating in a discontinuous conduction mode with V OUT /V IN that is greater than 50%, the control module is configured to operate, at least one of sequentially and non-sequentially, in a first switching mode, a second switching mode, a third switching mode, a fourth switching mode, a fifth switching mode and a sixth switching mode, and wherein:

during the first and fourth switching modes, current flows to ground;

during the second switching mode, current is supplied by at least one of the (N−1) capacitors to a load;

during the fifth switching mode, at least one of the (N−1) capacitors is charged; and

during the third and sixth switching modes, current is not supplied to the load or the (N−1) capacitors.

20. The multi-level, step-up converter of claim 19 , wherein the control module is configured to transition:

from the first switching mode to the second switching mode when current is equal to a predetermined current;

from the second switching mode to the third switching mode when current is zero;

from the third switching mode to the fourth switching mode at T/2;

from the fourth switching mode to the fifth switching mode when current is equal to the predetermined current;

from the fifth switching mode to the sixth switching mode when current is zero; and

from the sixth switching mode to the first switching mode at T, where T is a period and D is a duty cycle.

21. The multi-level, step-up converter of claim 2 , further comprising a current sensor that communicates with the control module and is configured to sense current supplied by the inductor.

22. The multi-level, step-up converter of claim 21 , wherein the inductor current is sensed as a voltage across one or more of the N transistor pairs.

23. The multi-level, step-up converter of claim 21 , wherein the control module transitions between switching modes of the N transistor pairs based on a duty cycle, a period and current supplied by the inductor current.

24. The multi-level, step-up converter of claim 2 , wherein the control module controls the states of the N transistor pairs using at least one of fixed-frequency duty cycle modulation using voltage mode control, peak current mode control, average current mode control, valley current mode control, constant on-time, constant off-time, output voltage, inductor current hysteretic, pulse frequency modulation (PFM) or pulse density modulation.

25. The multi-level, step-up converter of claim 2 , wherein the control module transitions between switching modes of the N transistor pairs based on inductor current at least one of exceeding a current limit and being equal to zero.

26. The multi-level, step-up converter circuit of claim 1 , wherein the soft start module is configured to sequentially:

charge a first one of the (N−1) capacitors to 1/N of an output voltage;

charge a second one of the (N−1) capacitors to 2/N of the output voltage; and

charge an (N−1) th one of the (N−1) capacitors to (N−1)/N of the output voltage.

27. The multi-level, step-up converter circuit of claim 26 , wherein the soft start module is configured to initially charge the (N−1) capacitors to the input voltage before charging the (N−1) capacitors to predetermined values.

28. A system comprising:

P multi-level, step-up converter circuits as recited in claim 1 , where P is an integer greater than one; and

a control module configured to control states of the P multi-level, step-up converter circuits.

29. A system comprising:

P multi-level, step-up converters as recited in claim 1 , where P is an integer greater than one;

where at an inductor node for at least two of the P multi-level, step-up converters and an output capacitor node for at least two of the P multi-level, step-up converters are in communication, respectively; and

a control module configured to control states of the P multi-level, step-up converters.

30. The system of claim 29 , wherein inductors of two of the P multi-level, step-up converters are magnetically coupled by a magnetic component.

31. The multi-level, step-up converter of claim 30 , wherein the magnetic component and one or more of the N transistor pairs are integrated on a single substrate.

32. The multi-level, step-up converter of claim 1 , wherein one or more of the N transistor pairs are integrated on a single substrate.

33. The multi-level, step-up converter of claim 1 , wherein one or more of the (N−1) capacitors connected between the N transistor pairs are integrated on a single substrate.

34. The multi-level, step-up converter of claim 1 , wherein one or more of the (N−1) capacitors and one or more of the N transistor pairs are integrated on a single substrate.

35. The multi-level, step-up converter of claim 1 , wherein the inductor and one or more of the N transistor pairs are integrated on a single substrate.

36. A multi-level, step-up converter circuit comprising:

an inductor including one terminal in communication with an input voltage supply;

N transistor pairs connected in series, where N is an integer greater than one,

wherein first and second transistors of a first pair of the N transistor pairs are connected together at a node, and wherein the node is in communication with another terminal of the inductor, and

wherein third and fourth transistors of a second pair of the N transistor pairs are connected to the first and second transistors, respectively;

(N−1) capacitors having terminals connected between the N transistor pairs, respectively;

an output capacitor having a terminal in communication with at least one transistor of the N transistor pairs; and

a soft start module including:

a driver module configured to generate a first signal when the N transistor pairs are ready to switch;

a first charging circuit configured to charge the (N−1) capacitors to the input voltage and to generate a second signal; and

a second charging circuit configured to sequentially charge the (N−1) capacitors to (N−1) fractions of an output voltage, respectively, in response to the first signal and the second signal being generated.

37. The multi-level, step-up converter circuit of claim 36 , wherein the second charging circuit charges an (N−1)th one of the (N−1) capacitors to (N−1)/N of an output voltage.

38. A multi-level, step-up converter circuit comprising:

an inductor including one terminal in communication with an input voltage supply;

N transistor pairs connected in series, where N is an integer greater than two,

wherein first and second transistors of a first pair of the N transistor pairs are connected together at a node, and wherein the node is in communication with another terminal of the inductor, and

wherein third and fourth transistors of a second pair of the N transistor pairs are connected to the first and second transistors, respectively;

(N−1) capacitors having terminals connected between the N transistor pairs, respectively;

an output capacitor having a terminal in communication with at least one transistor of the N transistor pairs; and

a soft start module configured to charge the (N−1) capacitors to voltages that are ratios of an output voltage,

wherein the ratios increase monotonically from a lowest ratio on an inner capacitor of the (N−1) capacitors to a highest ratio on an outer capacitor of the (N−1) capacitors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2014
From: ZHAK, SERHII MIKHAILOVICH; BELCH, MARK ANTHONY; MIWA, BRETT A.; HARRINGTON, DAVID; KING, JONATHAN
To: MAXIM INTEGRATED PRODUCTS, INC.
Reel/Frame 032442/0604 →
Continuity (2)
Provisional Application 61787557 · Mar 15, 2013
Related Publication 20140266135A1 · Sep 18, 2014