IP Library Granted Patent US 9,672,121
Granted Patent B2
US 9,672,121 · App. 14/737,201 · Granted Jun 6, 2017

Methods and systems for automatically rerouting logical circuit data

Inventors: William Taylor (Duluth, GA); David Massengill (Covington, GA); John Hollingsworth (Covington, GA)
Assignee: RAKUTEN, INC.
G06F11/2007G06F11/2002G06F11/3006G06F11/3409H04L1/22H04L12/4641H04L41/065H04L41/0659H04L41/0672H04L43/0817H04L45/00H04L45/22H04L45/28
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,672,121
App. No.
14/737,201
Granted
Jun 6, 2017
Kind
B2
Abstract

An example involves assigning a first logical circuit identifier to a logical failover circuit prior to a failure of a dedicated logical circuit. The dedicated logical circuit includes first variable communication paths to route data through a first local access and transport area (LATA), second variable communication paths to route the data through a second LATA, and fixed communication paths to route the data between the first LATA, the second LATA, and an inter-exchange carrier. The failure of the dedicated logical circuit is identified based on status information pertinent to the dedicated logical circuit. The logical failover circuit includes an alternate communication path for communicating the data. When the first logical circuit identifier does not match the second logical circuit identifier, the second logical circuit identifier is renamed to match the first logical circuit identifier. The data is rerouted to the logical failover circuit without manual intervention.

Claims (24)

1. A computer readable storage device comprising instructions which, when executed, cause a machine to perform operations including:

assigning a first logical circuit identifier to a logical failover circuit prior to a failure of a dedicated logical circuit, the dedicated logical circuit including first variable communication paths to route data through a first local access and transport area, second variable communication paths to route the data through a second local access and transport area, and fixed communication paths to route the data between the first local access and transport area, the second local access and transport area, and an inter-exchange carrier;

monitoring the dedicated logical circuit for status information pertinent to the dedicated logical circuit;

identifying the failure of the dedicated logical circuit based on the status information;

selecting the logical failover circuit including an alternate communication path for communicating the data, the selecting of the logical failover circuit including identifying a currently unused logical connection for communicating the data;

determining whether the first logical circuit identifier of the logical failover circuit matches a second logical circuit identifier of the dedicated logical circuit;

when the first logical circuit identifier of the logical failover circuit does not match the second logical circuit identifier, renaming the second logical circuit identifier to match the first logical circuit identifier; and

rerouting the data to the logical failover circuit without manual intervention.

2. The computer readable storage device of claim 1 , wherein the instructions cause the machine to:

after rerouting the data to the logical failover circuit, determining whether the failure in the dedicated logical circuit has been corrected; and

when the failure in the dedicated logical circuit has been corrected, rerouting the data from the logical failover circuit to the dedicated logical circuit in the data network without manual intervention.

3. The computer readable storage device of claim 1 , wherein the instructions cause the machine to monitor the dedicated logical circuit by monitoring at a dedicated logical connection in the dedicated logical circuit.

4. The computer readable storage device of claim 3 , wherein the dedicated logical connection includes a network-to-network interface.

5. The computer readable storage device of claim 3 , wherein the instructions cause the machine to monitor the dedicated logical connection in the dedicated logical circuit by requesting trap data for the dedicated logical connection, the trap data including the status information for the at least one dedicated logical connection.

6. The computer readable storage device of claim 5 , wherein the instructions cause the machine to identify the failure of the dedicated logical circuit by:

analyzing the status information for the at least one dedicated logical connection; and

if the status information for the at least one dedicated logical connection indicates that the dedicated logical connection is no longer communicating data, then determining that the dedicated logical circuit has failed.

7. The computer readable storage device of claim 1 , wherein the instructions cause the machine to save reroute data upon rerouting the data to the logical failover circuit.

8. The computer readable storage device of claim 1 , wherein the logical failover circuit includes a dedicated failover logical connection in a failover data network.

9. The computer readable storage device of claim 8 , wherein the logical failover circuit is dedicated for use in rerouting data from failed circuits.

10. The computer readable storage device of claim 1 , wherein the first logical circuit identifier is a data link connection identifier (DLCI).

11. The computer readable storage device of claim 1 , wherein the first logical circuit identifier is a virtual path/virtual circuit identifier (VPI/VCI).

12. The computer readable storage device of claim 1 , wherein the logical failover circuit is a permanent virtual circuit.

13. The computer readable storage device of claim 1 , wherein the logical failover circuit is a switched virtual circuit.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENT NUMBERS 10342096;10671117; 10716375; 10716376;10795407;10795408; AND 10827591 PREVIOUSLY RECORDED AT REEL: 58314 FRAME: 657. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 29, 2024
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 068066/0103 →
CHANGE OF NAME Recorded Dec 6, 2021
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 058314/0657 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2016
From: AT&T INTELLECTUAL PROPERTY I, L.P.
To: RAKUTEN, INC.
Reel/Frame 037771/0878 →
CHANGE OF NAME Recorded Aug 27, 2015
From: AT&T INTELLECTUAL PROPERTY, INC.
To: AT&T BLS INTELLECTUAL PROPERTY, INC.
Reel/Frame 036484/0468 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2015
From: TAYLOR, WILLIAM; MASSENGILL, DAVID; HOLLINGSWORTH, JOHN
To: BELLSOUTH INTELLECTUAL PROPERTY CORPORATION
Reel/Frame 036436/0299 →
CHANGE OF NAME Recorded Aug 27, 2015
From: AT&T BLS INTELLECTUAL PROPERTY, INC.
To: AT&T DELAWARE INTELLECTUAL PROPERTY, INC.
Reel/Frame 036484/0481 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2015
From: AT&T DELAWARE INTELLECTUAL PROPERTY, INC.
To: AT&T INTELLECTUAL PROPERTY I, L.P.
Reel/Frame 036436/0617 →
CHANGE OF NAME Recorded Aug 27, 2015
From: BELLSOUTH INTELLECTUAL PROPERTY CORPORATION
To: AT&T INTELLECTUAL PROPERTY, INC.
Reel/Frame 036484/0466 →
Continuity (6)
Continuation 14281476 · May 19, 2014
Continuation 14038187 · Sep 26, 2013
Continuation 13690777 · Nov 30, 2012
Continuation 12609415 · Oct 30, 2009
Continuation 10745168 · Dec 23, 2003
Related Publication 20150278044A1 · Oct 1, 2015