IP Library Granted Patent US 9,673,153
Granted Patent B2
US 9,673,153 · App. 14/077,503 · Granted Jun 6, 2017

Semiconductor device

Inventor: Toshihiko Ochiai (Kawasaki, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
H01L23/585H01L23/3128H01L24/05H01L24/06H01L24/08H01L25/0657H01L2224/02166H01L2224/0557H01L2224/05552H01L2224/05553H01L2224/05567H01L2224/05624H01L2224/06181H01L2224/08145H01L2225/06513H01L2225/06517H01L2225/06541H01L2225/06565H01L2924/00014H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,673,153
App. No.
14/077,503
Granted
Jun 6, 2017
Kind
B2
Abstract

A semiconductor device includes a TSV that penetrates a silicon substrate. A seal ring is provided from a first low relative permittivity film that is closest to the silicon substrate to a second low relative permittivity film that is farthest from the silicon substrate. The seal ring is formed to surround the TSV in bird's eye view on the silicon substrate from a wafer front surface. This achieves suppression of generation or progress of a crack in a low relative permittivity film in a semiconductor device including the low relative permittivity film and a TSV.

Claims (46)

1. A semiconductor device comprising:

a silicon substrate;

a Through-Silicon Via (TSV) penetrating through the silicon substrate from a rear surface of the silicon substrate to a front surface of the silicon substrate;

a first low relative permittivity film disposed over the front surface of the silicon substrate;

a second low relative permittivity film disposed over the first low relative permittivity film;

a contact layer disposed over the front surface of the silicon substrate and between the silicon substrate and the first low relative permittivity film;

a semiconductor element disposed in the silicon substrate;

a seal ring disposed surrounding the TSV in a plan view,

a wiring layer electrically connected to the semiconductor element through the contact layer;

a TSV electrode disposed in the TSV to extend through the contact layer from the rear surface of the silicon substrate;

a metal electrode disposed over the second low relative permittivity film; and

one or more wiring layers that electrically connect the metal electrode to the TSV electrode, extend through the first low relative permittivity film and the second low relative permittivity film, and are surrounded by the seal ring,

wherein the first low relative permittivity film is the closest low relative permittivity film to the silicon substrate, and the second low relative permittivity film is the farthest low relative permittivity film from the silicon substrate,

wherein the seal ring extends continuously from the contact layer through the second low relative permittivity film, and

wherein the wiring layer electrically connected to the semiconductor element through the contact layer is disposed outside of the seal ring and is electrically connected to at least one of the one or more wiring layers that electrically connect the metal electrode to the TSV electrode.

2. The semiconductor device according to claim 1 , further comprising:

a plurality of the TSVs,

wherein the seal ring surrounds the plurality of TSVs in a plan view.

3. The semiconductor device according to claim 1 , wherein the seal ring has an octangular shape.

4. The semiconductor device according to claim 2 , wherein the seal ring has an octangular shape in plan view.

5. The semiconductor device according to claim 1 ,

wherein the wiring layer electrically connected to the semiconductor element through the contact layer is electrically connected, through a via, to at least one of the one or more wiring layers that electrically connect the metal electrode to the TSV electrode.

6. The semiconductor device according to claim 1 ,

wherein the wiring layer electrically connected to the semiconductor element through the contact layer is electrically connected to the one or more wiring layers that electrically connect the metal electrode to the TSV electrode.

7. The semiconductor device according to claim 6 ,

wherein the wiring layer electrically connected to the semiconductor element through the contact layer is electrically connected, through a via, to the one or more wiring layers that electrically connect the metal electrode to the TSV electrode.

8. A semiconductor device comprising:

a silicon substrate;

a Through-Silicon Via (TSV) penetrating through the silicon substrate from a rear surface of the silicon substrate to a front surface of the silicon substrate;

a first low relative permittivity film disposed over the front surface of the silicon substrate;

a second low relative permittivity film disposed over the first low relative permittivity film;

a contact layer disposed over the front surface of the silicon substrate and between the silicon substrate and the first low relative permittivity film;

a semiconductor element disposed in the silicon substrate;

a seal ring disposed surrounding the TSV in a plan view,

a first wiring layer electrically connected to the semiconductor element through the contact layer, the first wiring layer being disposed outside the seal ring;

a TSV electrode disposed in the TSV to extend through the contact layer from the rear surface of the silicon substrate; and

one or more wiring layers that electrically connect the first wiring layer to the TSV electrode, extend through the first low relative permittivity film and the second low relative permittivity film, and are surrounded by the seal ring,

wherein the first low relative permittivity film is the closest low relative permittivity film to the silicon substrate, and the second low relative permittivity film is the farthest low relative permittivity film from the silicon substrate, and

wherein the seal ring extends continuously from the contact layer through the second low relative permittivity film.

9. The semiconductor device according to claim 8 , further comprising:

a plurality of the TSVs,

wherein the seal ring surrounds the plurality of TSVs in a plan view.

10. The semiconductor device according to claim 9 , wherein the seal ring has an octangular shape in plan view.

11. The semiconductor device according to claim 8 , wherein the seal ring has an octangular shape.

12. The semiconductor device according to claim 8 ,

wherein the one or more wiring layers are electrically connected to the first wiring layer through a via.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2013
From: OCHIAI, TOSHIHIKO
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 031583/0498 →
Priority Claims (1)
JP 2012-272137 · Dec 13, 2012 · national
Continuity (1)
Related Publication 20140167286A1 · Jun 19, 2014