IP Library Granted Patent US 9,704,980
Granted Patent B2
US 9,704,980 · App. 15/034,944 · Granted Jul 11, 2017

Insulated gate bipolar transistor and method for manufacturing same

Inventor: Kenta Gouda (Kariya, JP)
Assignee: DENSO CORPORATION
H01L29/7397H01L21/265H01L21/26506H01L21/324H01L29/063H01L29/0821H01L29/66348
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,704,980
App. No.
15/034,944
Granted
Jul 11, 2017
Kind
B2
Abstract

An insulated gate bipolar transistor includes: a drift layer having a semiconductor substrate with N-type conductivity; a collector layer having P-type conductivity at a surface layer of the semiconductor substrate at a back surface side; and a field stop layer between the drift layer and the collector layer that has a higher impurity concentration than the drift layer. In a thickness direction of the semiconductor substrate, a lifetime control layer is arranged with a predetermined half value width by helium ion implantation; and the field stop layer is arranged with a predetermined half value width by hydrogen ion implantation. Further, a half value width region of the lifetime control layer and a half value width region of the field stop layer overlap each other.

Claims (22)

1. An insulated gate bipolar transistor, comprising:

a drift layer that has a semiconductor substrate with N-type conductivity;

a collector layer having P-type conductivity that is arranged on a surface layer of the semiconductor substrate at a back surface side;

a field stop layer (FS layer) having the N-type conductivity that is arranged between the drift layer and the collector layer, and that has an impurity concentration higher than the drift layer, the FS layer is arranged to have a predetermined half width in a thickness direction of the semiconductor substrate by hydrogen ion implantation;

a lifetime control layer (LT control layer) is arranged to have a predetermined half width in the thickness direction of the semiconductor substrate by helium ion implantation; and

a half-width region of the LT control layer and a half-width region of the FS layer overlap each other in the thickness direction of the semiconductor substrate, the half-width region of the LT control layer is included in the half-width region of the FS layer, and

an FS layer front surface side boundary for defining the half-width region of the FS layer is arranged closer to a front surface of the semiconductor substrate in comparison with an LT control layer front surface side boundary for defining the half-width region of the LT control layer by at least a half of the predetermined half width of the LT control layer.

2. The insulated gate bipolar transistor according to claim 1 , wherein the predetermined half width of the LT control layer is 5 pm.

3. The insulated gate bipolar transistor according to claim 1 , wherein the semiconductor substrate has a thickness in a range from 50 pm to 180 pm.

4. The insulated gate bipolar transistor according to claim 1 , wherein the insulated gate bipolar transistor is a trench-gate type that has an insulating

trench gate penetrating a P-conductivity-type layer arranged at a surface layer of the semiconductor substrate at a front surface side.

5. The insulated gate bipolar transistor according to claim 1 , wherein the insulated gate bipolar transistor is used for an inverter circuit driving a vehicle motor.

6. A method for manufacturing an insulated gate bipolar transistor according to claim 1 , the method comprising:

forming a collector layer having P-type conductivity on a surface layer of a semiconductor substrate with N-type conductivity at a back surface side;

implanting helium ions into the back surface of the semiconductor substrate to form a lifetime control layer (LT control layer) after the forming of the collector layer;

annealing the semiconductor substrate after the implanting of helium ions;

implanting hydrogen ions into the back surface of the semiconductor substrate to form a field stop layer after the annealing of the semiconductor substrate after the implanting of helium ions; and

annealing the semiconductor substrate after the implanting of hydrogen ions.

7. The method for manufacturing the insulated gate bipolar transistor according to claim 6 ,

wherein the annealing of the semiconductor substrate after the implanting of helium ions and the annealing of the semiconductor substrate after the implanting of hydrogen ions are performed at a temperature in a range from 300° C. to 425° C.

8. The method for manufacturing the insulated gate bipolar transistor according to claim 7 ,

wherein the annealing of the semiconductor substrate after the implanting of helium ions and the annealing of the semiconductor substrate after the implanting of hydrogen ions are performed at a temperature in a range from 360° C. to 400° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2016
From: GOUDA, KENTA
To: DENSO CORPORATION
Reel/Frame 038484/0735 →
Priority Claims (1)
JP 2013-234260 · Nov 12, 2013 · national
Continuity (1)
Related Publication 20160276470A1 · Sep 22, 2016