IP Library Granted Patent US 9,831,150
Granted Patent B2
US 9,831,150 · App. 15/009,455 · Granted Nov 28, 2017

Semiconductor device and electronic device

Inventor: Tatsuro Hiruta (Kamakura Kanagawa, JP)
Assignee: Toshiba Memory Corporation
H01L23/3675H01L23/3128H01L23/49827H01L23/49838H01L25/0655H01L23/49805H01L23/49833H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,150
App. No.
15/009,455
Granted
Nov 28, 2017
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes a first substrate, a second substrate, a first electronic component, a heat-conducting layer, a covering portion, and a heat-transporting portion. The first substrate has a first face and the second substrate has a second face and a third face. The first electronic component has a fourth face and a fifth face. The heat-conducting layer covers the third face and the fifth face. The covering portion covers at least the heat-conducting layer. The heat-transporting portion thermally connects the heat-conducting layer and the first substrate, and is located outside the second substrate and outside the covering portion.

Claims (16)

1. A semiconductor device comprising:

a first substrate having a first face;

a second substrate disposed on the first face, the second substrate having a second face that faces the first face and a third face that is opposite to the second face;

a first electronic component disposed on the third face, the first electronic component having a fourth face that faces the third face and a fifth face that is opposite to the fourth face;

a heat-conducting layer covering the third face and the fifth face;

a covering portion on top of the heat-conducting layer, which is on the second substrate, the covering portion covering at least the heat-conducting layer; and

a heat-transporting portion thermally connecting the heat-conducting layer and the first substrate, the heat-transporting portion being located outside the second substrate and outside the covering portion.

2. The semiconductor device according to claim 1 , wherein a second electronic component is disposed on the first face of the first substrate, and

the second substrate includes a first side facing the second electronic component and a second side different from the first side and the heat-transporting portion is disposed on the second side.

3. The semiconductor device according to claim 1 , wherein the heat-conducting layer and the first substrate are thermally connected to each other by a plurality of the heat-transporting portions.

4. The semiconductor device according to claim 3 , wherein the heat-transporting portions are arranged to be denser in the central portion of the side of the second substrate than in the end parts of the side thereof.

5. The semiconductor device according to claim 1 , wherein an opening is formed in the heat-transporting portion.

6. The semiconductor device according to claim 1 , wherein the covering portion includes a heat-dissipating portion on a surface of the covering portion, the heat-dissipating portion being thermally connected to the heat-conducting layer.

7. The semiconductor device according to claim 1 , further comprising a connecting portion disposed in a state in which the connecting portion is thermally connected to the heat-conducting layer, the connecting portion being capable of being thermally connected to the plurality of heat-transporting portions,

wherein the heat-conducting layer and the heat-transporting portions are thermally connected to each other via at least one connecting portion.

8. The semiconductor device according to claim 1 , wherein the second substrate includes a via penetrating the second face and the third face and the heat-conducting layer and the first substrate are thermally connected to each other through the via.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043066/0329 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2016
From: HIRUTA, TATSURO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 037613/0928 →
Continuity (2)
Provisional Application 62131717 · Mar 11, 2015
Related Publication 20160268179A1 · Sep 15, 2016