IP Library Granted Patent US 9,831,773
Granted Patent B2
US 9,831,773 · App. 14/974,423 · Granted Nov 28, 2017

Current sensing in a power supply

Inventor: Gary D. Polhemus (Sebago, ME)
Assignee: Infineon Technologies Americas Corp.
H02M3/158H02M1/32H02M2001/0009
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,773
App. No.
14/974,423
Granted
Nov 28, 2017
Kind
B2
Abstract

During operation, a protection circuit receives an input voltage representative of current delivered by a power supply phase to a load. In one configuration, the input voltage is received as the voltage across respective drain-source nodes of a synchronous switch (low side switch) disposed in a power supply. The protection circuit selectively controls conveyance of the input voltage so that damaging transient voltages on the input voltage are not passed to a downstream sampling circuit. The sampling circuit includes a capacitor circuit to store the sample of the input voltage. During operation, the sampling circuit utilizes the input voltage conveyed by the input voltage circuit to charge the capacitor with a sample voltage representative of the current. Because the sampling circuit is protected from the damaging transient voltages via the protection circuit, the sampling circuit as well as other downstream circuitry can be fabricated from a type of transistors other than those used in the input voltage circuit to facilitate more accurate current calculations using a small sized capacitor to store the sample of the input voltage.

Claims (75)

1. An apparatus comprising:

an input, the input operable to receive a voltage representative of current delivered by a power supply to a load;

a protection circuit operable to receive the voltage; and

a sampling circuit coupled to the protection circuit to receive the voltage, the protection circuit controllably conveying the voltage to protect the sampling circuit from damage, the sampling circuit utilizing the voltage conveyed by the protection circuit to store a sample voltage representative of the current.

2. The apparatus as in claim 1 , wherein the sampling circuit includes a sampling switch operable to selectively couple the protection circuit to capacitor circuitry in the sampling circuit, activation of the sampling switch electrically coupling the voltage received from the protection circuit to the capacitor circuitry in the sampling circuit.

3. The apparatus as in claim 2 , wherein the protection circuit includes multiple switches to controllably convey the voltage to the sampling circuit, the multiple switches including a series connection of a first switch and a second switch through which the voltage is controllably conveyed to the sampling circuit.

4. The apparatus as in claim 3 further comprising:

a first control resource operable to selectively activate the first switch and the second switch during a window of time to provide an electrically conductive path from the input to the sampling circuit, the electrically conductive path conveying the voltage received at the input to the sampling circuit; and

wherein the first control resource is operable to selectively deactivate the first switch and the second switch outside of the window of time to prevent the received voltage from being conveyed through the protection circuit to the sampling circuit.

5. The apparatus as in claim 4 further comprising:

a second control circuit, the second control circuit operable to selectively activate the sampling switch to an ON state during a portion of the window of time in which the electrically conductive path conveys the voltage from the input to the capacitor circuitry of the sampling circuit, the second control circuit operable to selectively deactivate the sampling switch to an OFF state during the window of time.

6. The apparatus as in claim 1 , wherein the protection circuit is operable to prevent conveyance of the voltage to the sampling circuit during a first condition in which a magnitude of the voltage is greater than a first threshold value; and

wherein the protection circuit is further operable to prevent conveyance of the voltage to the sampling circuit during a second condition in which a magnitude of the voltage is below a second threshold value.

7. The apparatus as in claim 1 further comprising:

a charge amplifier circuit, the charge amplifier circuit operable to amplify the stored sample voltage representative of the current.

8. The apparatus as in claim 7 , wherein the stored sample voltage is a differential voltage, the charge amplifier circuit converting the stored differential voltage into an outputted differential voltage representative of the current delivered by the power supply to the load.

9. The apparatus as in claim 1 , wherein the voltage is a differential voltage across a drain node and source node of a field effect transistor through which the current is sourced to the load, an RDSON value of the field effect transistor representing a resistance value of field effect transistor through which the current passes, the apparatus further comprising:

a processing circuit, the processing circuit operable to utilize the R DSON value of the field effect transistor and the stored sample voltage to derive a value indicative of the current delivered by the power supply to the load.

10. The apparatus as in claim 1 , wherein the power supply is a switching power supply; and

wherein the voltage is a differential voltage across a synchronous switch of the switching power supply, the protection circuit preventing transient voltages greater than a threshold value from being conveyed to the sampling circuit, the sampling circuit susceptible to damage when exposed to the transient voltages above the threshold value.

11. The apparatus as in claim 1 , wherein the protection circuit comprises a first set of switch circuitry that withstand voltage magnitudes that are greater than a threshold value; and

wherein the sampling circuit comprises a second set of switch circuitry that is susceptible to damage by the voltage magnitudes greater than the first threshold value, the first set of switch circuitry controlled to prevent conveyance of the voltage magnitudes greater than the threshold value to the second switch circuitry in the sampling circuit.

12. The apparatus as in claim 1 further comprising:

switch control circuitry operable to simultaneously activate both first switch circuitry in the protection circuit and second switch circuitry in the sampling circuit to convey the voltage on an electrically conductive path to capacitor circuitry in the sampling circuit.

13. The apparatus as in claim 12 , wherein the switch control circuitry is operable to simultaneously activate the first switch circuitry and the second switch circuitry during a window in which a magnitude of the voltage is within a voltage range that will not cause damage to the sampling circuit.

14. The apparatus as in claim 1 , wherein the sampling circuit includes capacitor circuitry to store the voltage conveyed from the protection circuit; and

wherein the capacitor circuitry is fabricated as fringe style capacitor circuitry.

15. The apparatus as in claim 1 , wherein the sampling circuit includes capacitor circuitry to store the sample voltage; and

wherein the capacitor circuitry is fabricated on a semiconductor chip.

16. The apparatus as in claim 1 , wherein the protection circuit includes switch circuitry to convey the received voltage to a sampling switch in the sampling circuit during a first window of time, the sampling switch activated in a second window of time to electrically couple the received voltage to capacitor circuitry in the sampling circuit, the apparatus further comprising:

a shunt switch coupled to a node coupling the switch circuitry and the sample switch, the sample switch activated to couple the node to ground outside the window of time when the sampling switch is deactivated.

17. The apparatus as in claim 1 , wherein the voltage represents a voltage across a drain node and source node of a field effect transistor through which the current is sourced to the load.

18. The apparatus as in claim 1 , wherein the voltage is received from a low side switch in the power supply.

19. The apparatus as in claim 18 further comprising:

switch control circuitry operable to convey the voltage on an electrically conductive path to the sampling circuit when the low side switch is in an ON state.

20. The apparatus as in claim 1 further comprising:

a low side switch circuit operable to produce the voltage inputted to the protection circuit; and

control circuitry operable to use the stored sample voltage representative of the current to control operation of the low side switch circuit.

21. The apparatus as in claim 20 , wherein the control circuitry is operable to control the low side switch circuit to convert a received voltage into an output voltage that powers the load.

22. A method comprising:

receiving a voltage representative of current delivered by a power supply to a load;

controlling conveyance of the received voltage to a sampling circuit, the controlled conveyance protecting the sampling circuit from damage; and

utilizing the conveyed voltage to store a sample voltage in the sampling circuit, the sample voltage representative of the current delivered by the power supply to the load.

23. The method as in claim 22 , wherein controlling conveyance of the received voltage to the sampling circuit further comprises:

initiating activation of a sampling switch in the sampling circuit to convey the voltage to capacitor circuitry in the sampling circuit, activation of the sampling switch electrically coupling the voltage to the capacitor circuitry in the sampling circuit.

24. The method as in claim 23 , wherein controlling conveyance of the received voltage to the sampling circuit further comprises:

controlling activation of multiple switches including a series connection of a first switch and a second switch through which the voltage is controllably conveyed to the capacitor circuitry in the sampling circuit.

25. The method as in claim 22 , wherein controlling conveyance of the received voltage to the sampling circuit further comprises:

initiating activation of switch circuitry during a window of time to provide an electrically conductive path over which to convey the received voltage to the sampling circuit; and

initiating deactivation of the switch circuitry outside the window of time to prevent the received input voltage from being conveyed to the sampling circuit.

26. The method as in claim 22 , wherein controlling conveyance of the received voltage to the sampling circuit further comprises:

conveying the voltage on an electrically conductive path to the sampling circuit during a first condition in which a magnitude of the voltage is lower than a first threshold value; and

terminating the electrically conductive path to the sampling circuit during a second condition in which the magnitude of the voltage is expected to be greater than the first threshold value.

27. The method as in claim 22 further comprising:

operating a charge amplifier circuit to amplify the stored sample voltage representative of the current.

28. The method as in claim 22 , wherein the voltage is a differential voltage across a drain node and source node of a field effect transistor through which the current is sourced to the load, a respective R DSON value of the field effect transistor representing a resistance value of field effect transistor through which the current passes, the method further comprising:

utilizing the RDS ON value of the field effect transistor and the stored sample voltage to derive a value indicative of the current delivered by the power supply to the load.

29. The method as in claim 22 , wherein the voltage is a differential voltage across a synchronous switch of the switching power supply; and

wherein controlling conveyance of the received voltage to the sampling circuit includes preventing transient voltages greater than a threshold value from being conveyed to the sample circuit, the sampling circuit susceptible to damage when exposed the transient voltages above the threshold value.

30. The method as in claim 22 further comprising:

operating switch circuitry to convey the voltage to the sampling circuit, the first set of switch circuitry operable to withstand voltage magnitudes that are greater than a threshold value.

31. The method as in claim 22 , wherein controlling conveyance of the received voltage to the sampling circuit includes:

simultaneously activating a series connection of a first switch circuit and a second switch circuit to ON states to convey the voltage on an electrically conductive path to capacitor circuitry in the sampling circuit, the first switch circuit operable to block positive transient voltages above a first threshold value from passing to the sampling circuit during an OFF state, the second switch circuit operable to block negative transient voltages below a second threshold value from passing to the sampling circuit during an OFF state.

32. The method as in claim 22 , wherein controlling conveyance of the received voltage to the sampling circuit includes:

simultaneously activating first switch circuit and second switch circuit during a window of time in which a magnitude of the voltage is within an operating range of the sampling circuit.

33. The method as in claim 22 further comprising:

activating a sampling switch in the sampling circuit during the window of time, activation of the sampling switch electrically coupling the received voltage to capacitor circuitry in the sampling circuit; and

outside of the window of time, activating a shunt switch connected to a node coupling the switch circuitry and the sample switch, the sample switch activated to couple the node to ground outside the window of time when the sampling switch is deactivated.

34. Computer-readable storage hardware having instructions stored thereon for processing data information, such that the instructions, when carried out by computer processor hardware, cause the computer processor hardware to perform operations of:

receiving a voltage representative of current delivered by a power supply to a load;

controlling conveyance of the received voltage to a sampling circuit, the controlled conveyance protecting the sampling circuit from damage; and

utilizing the conveyed voltage to store a sample voltage in the sampling circuit, the sample voltage representative of the current delivered by the power supply to the load.

35. The computer-readable storage hardware method as in claim 34 , wherein controlling conveyance of the received voltage to the sampling circuit further comprises:

initiating activation of switch circuitry during a window of time to provide an electrically conductive path over which to convey the received voltage to the sampling circuit; and

initiating deactivation of the switch circuitry outside the window of time to prevent the received voltage from being conveyed through with circuitry to the sampling circuit, the switch circuitry blocking passage of transient voltages outside the window of time from passing to and damaging the sampling circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2016
From: POLHEMUS, GARY D.
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 037432/0031 →
Continuity (1)
Related Publication 20170179824A1 · Jun 22, 2017