IP Library Granted Patent US 9,866,207
Granted Patent B2
US 9,866,207 · App. 15/387,270 · Granted Jan 9, 2018

Semiconductor device, power control device and electronic system

Inventors: Ryo Kanda (Tokyo, JP); Tetsu Toda (Tokyo, JP); Junichi Nakamura (Tokyo, JP); Kazuyuki Umezu (Tokyo, JP); Tomonobu Kurihara (Tokyo, JP); Takahiro Nagatsu (Tokyo, JP); Yasushi Nakahara (Tokyo, JP); Yoshinori Kaya (Tokyo, JP)
Assignee: Renesas Electronics Corporation
H03K3/356182H01L29/0696H01L29/404H01L29/408H01L29/7823H03K17/567
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,866,207
App. No.
15/387,270
Granted
Jan 9, 2018
Kind
B2
Abstract

A driver integrated circuit includes a bootstrap circuit (BSC) configured to output a boot power supply voltage (VB) based on a first power supply voltage, the boot power supply voltage being higher than the first power supply voltage; a level shift circuit (LSC) configured to output an output pulse signal based on an input pulse signal and the boot power supply voltage; a high side driving circuit (HSU) configured to output a high side driving voltage based on the boot power supply voltage and the output pulse signal, wherein the bootstrap circuit includes a sense metal oxide semiconductor (MOS) transistor and a boot MOS transistor, wherein the sense MOS transistor includes a depression-type transistor.

Claims (9)

1. A driver integrated circuit, comprising:

a bootstrap circuit configured to output a boot power supply voltage based on a first power supply voltage, the boot power supply voltage being higher than the first power supply voltage;

a level shift circuit configured to output an output pulse signal based on an input pulse signal and the boot power supply voltage;

a high side driving circuit configured to output a high side driving voltage based on the boot power supply voltage and the output pulse signal,

wherein the bootstrap circuit includes a sense metal oxide semiconductor transistor and a boot metal oxide semiconductor transistor,

wherein the sense metal oxide semiconductor transistor comprises a depression-type transistor.

2. A driver integrated circuit according to claim 1 ,

wherein the sense metal oxide semiconductor transistor produces a sense voltage based on the boot power supply voltage and the first power supply voltage, and

wherein the bootstrap circuit includes a comparator circuit which drives the boot metal oxide semiconductor transistor based on a difference between the first power supply voltage and the sense voltage.

Priority Claims (1)
JP 2014-170091 · Aug 25, 2014 · national
Continuity (2)
Continuation 14832867 · Aug 21, 2015
Related Publication 20170104474A1 · Apr 13, 2017