IP Library › Granted Patent US 10,020,381
Granted Patent B1
US 10,020,381 · App. 15/597,662 · Granted Jul 10, 2018

Embedded bottom metal contact formed by a self-aligned contact process for vertical transistors

Inventors: Su Chen Fan (Cohoes, NY); Zuoguang Liu (Schenectady, NY); Heng Wu (Guilderland, NY); Tenko Yamashita (Schenectady, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L29/66666H01L29/401H01L29/41741H01L29/7827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,020,381
App. No.
15/597,662
Granted
Jul 10, 2018
Kind
B1
Abstract

Embodiments are directed to a method and resulting structures for a vertical field effect transistor (VFET) having an embedded bottom metal contact. A semiconductor fin is formed on a doped region of a substrate. A portion of the doped region adjacent to the semiconductor fin is recessed and an embedded contact is formed on the recessed portion. A material of the conductive rail is selected such that a conductivity of the embedded contact is higher than a conductivity of the doped region.

Claims (15)

1. A semiconductor device, comprising:

a semiconductor fin on a doped region of a substrate; and

an embedded bottom contact formed on a recessed portion of the doped region along three sides of the semiconductor fin;

wherein a conductivity of the embedded bottom contact is higher than a conductivity of the doped region.

2. The semiconductor device of claim 1 , wherein the embedded bottom contact comprises a thickness of about 7 to about 12 nm.

3. A semiconductor device, comprising:

a semiconductor fin on a doped region of a substrate;

a conductive gate formed over a channel region of the semiconductor fin;

a bottom spacer between the conductive gate and the doped region;

a conductive rail on a recessed portion of the doped region;

a dielectric layer between the conductive rail and the conductive gate;

a first conductive contact on a surface of the conductive rail; and

a second conductive contact on a surface of the semiconductor fin;

wherein a conductivity of the conductive rail is higher than a conductivity of the doped region.

4. The semiconductor device of claim 1 , wherein the embedded bottom contact is recessed about 3 to about 5 nm below the bottom spacer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2017
From: FAN, SU CHEN; LIU, ZUOGUANG; WU, HENG; YAMASHITA, TENKO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 042414/0179 →
Cited By (4)
US 12,237,207 US 12,327,791 US 12,354,991 US 12,696,484