IP Library Granted Patent US 10,097,348
Granted Patent B2
US 10,097,348 · App. 15/080,070 · Granted Oct 9, 2018

Device bound encrypted data

Inventors: Michael Kara-Ivanov (Ramat Gan, IL); Dvir Schirman (Ramat Gan, IL); Shmuel Dashevsky (Ramat Gan, IL); Jun Jin Kong (Yongin-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H04L9/0838G06F12/0246H04L9/3226H04L9/3236G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,097,348
App. No.
15/080,070
Granted
Oct 9, 2018
Kind
B2
Abstract

A method of encrypting unencrypted digital content includes measuring an analog value associated with a physical property of interested cells of a memory array; digitizing the measured analog value to generate a response key; generating an encryption key based at least on the response key; encrypting the unencrypted digital content to generated encrypted digital content based on the encryption key; and storing the encrypted digital content.

Claims (85)

1. A method of encrypting unencrypted digital content, the method comprising:

calculating a first hash based on the unencrypted digital content;

selecting interested cells from a memory array based on the first hash;

measuring an analog value associated with a physical property of the interested cells of the memory array;

digitizing the measured analog value to generate a response key;

generating an encryption key based at least on the response key;

encrypting the unencrypted digital content to generate encrypted digital content based on the encryption key; and storing the encrypted digital content.

2. The method of claim 1 , further comprising:

quantizing the measured analog value to generate helper data corresponding to the response key; and

storing the helper data.

3. The method of claim 1 , wherein the measuring an analog value comprises:

applying a plurality of voltage pulses to each of the interested cells of the memory array; and

determining which one of the plurality of applied voltage pulses turns on respective ones of the interested cells.

4. The method of claim 1 , wherein

the memory array is a NAND flash memory array, and

the physical property is respective critical number of pulses of the interested cells of the memory array.

5. The method of claim 1 , wherein the generating an encryption key comprises:

receiving one of a password and a personal identification number (PIN) from a user;

calculating a second hash based on the one of the password and the PIN; and

generating the encryption key by,

performing a logical operation between the first hash and the second hash to generate a result,

determining the interested cells based on the result, and

generating the encryption key based on a response of the interested cells.

6. A method of decrypting encrypted digital content, the method comprising:

reading the encrypted digital content, helper data, and a first hash from a memory array,

the first hash being generated based on the unencrypted digital content;

selecting interested cells from the memory array based on the first hash;

measuring an analog value associated with a physical property of the interested cells of the memory array;

digitizing the measured analog value to generate an estimate of a response key;

correcting the estimate of the response key using the helper data associated with the response key to reproduce the response key;

generating a decryption key based at least on the response key; and decrypting the encrypted digital content based on the decryption key to generate unencrypted digital content.

7. The method of claim 6 , wherein the correcting the estimate of the response key comprises:

determining if values of bits of the estimate of the response key are associated with an incorrect subset based on the helper data; and

inverting the value of bits of the estimate of the response key, if the determining determines that the values are associated with the incorrect subset to reproduce the response key.

8. The method of claim 7 , wherein

the memory array is a NAND flash memory array, and

the physical property is respective a critical number of pulses of the interested cells of the memory array.

9. The method of claim 6 , wherein the generating a decryption key comprises:

receiving one of a password and a personal identification number (PIN) from a user;

calculating a second hash based on the one of the password and the PIN; and

generating the decryption key by,

performing a logical operation between the first hash and the second hash to generate a result,

determining the interested cells based on the result, and

generating the decryption key based on a response of the interested cells.

10. The method of claim 6 , wherein the unencrypted content is a digital image.

11. A secure storage device, the device comprising:

a memory array; and

a processor configured to,

calculate a first hash based on unencrypted digital content,

select interested cells from the memory array based on the first hash,

measure an analog value associated with a physical property of the interested cells of the memory array,

digitize the measured analog value to generate a response key,

generate an encryption key based at least on the response key,

encrypt the unencrypted digital content to generate encrypted digital content based on the response key, and

store the encrypted digital content.

12. The device of claim 11 , further comprising:

a pulse generator configured to apply a plurality of voltage pulses to each of the interested cells of the memory array, and wherein

the processor is configured to measure the analog value by determining which one of the plurality of applied voltage pulses turns on respective ones of the interested cells.

13. The device of claim 11 , wherein the processor is configured to generate the encryption key by,

receiving one of a password and a personal identification number (PIN) from a user,

calculating a second hash based on the one of the password and the PIN, and

generating the encryption key by,

performing a logical operation between the first hash and the second hash to generate a result,

determining the interested cells based on the result, and

generating the encryption key based on a response of the interested cells.

14. The device of claim 11 , wherein the processor is further configured to,

read the encrypted digital content, helper data, and the first hash from the memory array,

remeasure the analog value associated with the physical property of the interested cells of the memory array,

digitize the remeasured analog value to generate an estimate of the response key,

correct the estimate of the response key using the helper data associated with the response key to reproduce the response key,

generate a decryption key based at least on the response key, and

decrypt the encrypted digital content based on the decryption key to generate the unencrypted digital content.

15. The device of claim 14 , wherein the processor is configured to generate the decryption key by,

receiving one of a password and a personal identification number (PIN) from a user,

calculating a second hash based on the one of the password and the PIN, and

generating the decryption key by,

performing a logical operation between the first hash and the second hash to generate a result,

determining the interested cells based on the result, and

generating the decryption key based on a response of the interested cells.

16. The device of claim 14 , wherein the processor is configured to correct the estimate of the response key by,

determining if values of bits of the response key are associated with an incorrect subset based on the helper data, and

inverting the value of bits of the estimate of the response key, if the processor determines that the values are associated with the incorrect subset to reproduce the response key.

17. The device of claim 11 , wherein

the memory array is a NAND flash memory array, and

the physical property is respective critical number of pulses of the interested cells of the memory array.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2016
From: KARA-IVANOV, MICHAEL; SCHIRMAN, DVIR; DASHEVSKY, SHMUEL; KONG, JUN JIN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 038266/0704 →
Continuity (1)
Related Publication 20170279606A1 · Sep 28, 2017
Cited By (5)
US 12,301,712 US 12,526,163 US 12,614,576 US 12,657,347 US 12,665,774