IP Library Granted Patent US 10,101,628
Granted Patent B2
US 10,101,628 · App. 15/479,835 · Granted Oct 16, 2018

Display device

Inventors: Shunpei Yamazaki (Tokyo, JP); Daisuke Kubota (Kanagawa, JP); Kei Takahashi (Kanagawa, JP); Yuji Iwaki (Kanagawa, JP); Hisao Ikeda (Kanagawa, JP); Kohei Yokoyama (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/1368G02F1/133345G02F1/133603H01L27/3232H01L51/003H01L51/0097G02F2001/133612G02F2201/44G02F2202/10G02F2202/28G02F2203/02H01L27/1225H01L27/15H01L27/3262H01L29/7869H01L2251/5338H01L2251/558
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,101,628
App. No.
15/479,835
Granted
Oct 16, 2018
Kind
B2
Abstract

Power consumption of a display device is reduced. The display quality of the display device is improved. A high-quality image is displayed regardless of a usage environment. A light-weight and non-breakable display device is provided. In the display device, a first display panel and a second display panel are bonded to each other with an adhesive layer. The first display panel includes first pixels that include reflective liquid crystal elements. The second display panel includes second pixels that include light-emitting elements. The first display panel includes a first resin layer positioned closest to the adhesive layer. The second display panel includes a second resin layer positioned closest to the adhesive layer. The thickness of each of the first resin layer and the second resin layer is 0.1 μm or more and 3 μm or less.

Claims (120)

1. A display device comprising:

a first display panel comprising:

a first resin layer;

a second resin layer;

a reflective liquid crystal element; and

a first transistor;

a second display panel comprising:

a third resin layer;

a fourth resin layer;

a light-emitting element; and

a second transistor; and

a first adhesive layer,

wherein the reflective liquid crystal element and the first transistor are positioned between the first resin layer and the second resin layer,

wherein the light-emitting element and the second transistor are positioned between the third resin layer and the fourth resin layer,

wherein the reflective liquid crystal element is configured to reflect light toward the second resin layer side,

wherein the light-emitting element is configured to emit light toward the third resin layer side,

wherein the first resin layer and the third resin layer are bonded to each other with the first adhesive layer,

wherein a channel is formed in an oxide semiconductor in each of the first transistor and the second transistor, and

wherein a thickness of each of the first resin layer and the third resin layer is 0.1 μm or more and 3 μm or less.

2. The display device according to claim 1 ,

wherein the first resin layer comprises a first opening overlapping with the light-emitting element,

wherein the second resin layer comprises a second opening overlapping with the light-emitting element,

wherein the third resin layer comprises a third opening overlapping with the light-emitting element, and

wherein the light-emitting element is configured to emit light through the first opening, the second opening, and the third opening.

3. The display device according to claim 2 ,

wherein the second opening of the second resin layer comprises a portion overlapping with the reflective liquid crystal element, and

wherein the reflective liquid crystal element is configured to reflect light through the second opening.

4. The display device according to claim 1 , wherein a thickness of each of the second resin layer and the fourth resin layer is 0.1 μm or more and 3 μm or less.

5. The display device according to claim 1 , further comprising:

a first substrate;

a second substrate;

a second adhesive layer; and

a third adhesive layer,

wherein the first substrate is bonded to the fourth resin layer with the second adhesive layer, and

wherein the second substrate is bonded to the second resin layer with the third adhesive layer.

6. The display device according to claim 5 , wherein the first substrate and the second substrate comprise a resin.

7. The display device according to claim 1 ,

wherein the first transistor comprises a first source electrode, a first drain electrode, and a first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and a second semiconductor layer,

wherein the first source electrode and the first drain electrode are in contact with a top surface and a side end portion of the first semiconductor layer, and

wherein the second source electrode and the second drain electrode are in contact with a top surface and a side end portion of the second semiconductor layer.

8. The display device according to claim 1 , further comprising:

a first insulating layer overlapping with part of a top surface and a side end portion of a first semiconductor layer; and

a second insulating layer overlapping with part of a top surface and a side end portion of a second semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and the first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and the second semiconductor layer,

wherein the first source electrode and the first drain electrode are over the first insulating layer and are electrically connected to the first semiconductor layer through openings provided in the first insulating layer, and

wherein the second source electrode and the second drain electrode are over the second insulating layer and are electrically connected to the second semiconductor layer through openings provided in the second insulating layer.

9. The display device according to claim 1 , further comprising a second insulating layer overlapping with part of a top surface and a side end portion of a second semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and a first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and the second semiconductor layer,

wherein the first source electrode and the first drain electrode are in contact with a top surface and a side end portion of the first semiconductor layer, and

wherein the second source electrode and the second drain electrode are over the second insulating layer and are electrically connected to the second semiconductor layer through openings provided in the second insulating layer.

10. The display device according to claim 1 , further comprising a first insulating layer overlapping with part of a top surface and a side end portion of a first semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and the first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and a second semiconductor layer,

wherein the first source electrode and the first drain electrode are over the first insulating layer and are electrically connected to the first semiconductor layer through openings provided in the first insulating layer, and

wherein the second source electrode and the second drain electrode are in contact with a top surface and a side end portion of the second semiconductor layer.

11. The display device according to claim 1 ,

wherein the first transistor comprises a first semiconductor layer, a first gate electrode, and a second gate electrode,

wherein the first gate electrode and the second gate electrode face each other with the first semiconductor layer therebetween,

wherein the second transistor comprises a second semiconductor layer, a third gate electrode, and a fourth gate electrode, and

wherein the third gate electrode and the fourth gate electrode face each other with the second semiconductor layer therebetween.

12. A display device comprising:

a light-emitting element;

a first transistor electrically connected to the light-emitting element;

a first resin layer over the light-emitting element and the first transistor;

a first adhesive layer over and in contact with the first resin layer;

a second resin layer over and in contact with the first adhesive layer;

a liquid crystal element over the second resin layer; and

a second transistor over the second resin layer, the second transistor electrically connected to the liquid crystal element.

13. The display device according to claim 12 , wherein a channel is formed in an oxide semiconductor in each of the first transistor and the second transistor.

14. The display device according to claim 12 , wherein a thickness of each of the first resin layer and the second resin layer is 0.1 μm or more and 3 μm or less.

15. The display device according to claim 12 ,

wherein the first resin layer comprises a first opening overlapping with the light-emitting element, and

wherein the second resin layer comprises a second opening overlapping with the light-emitting element.

16. The display device according to claim 15 , wherein the second opening of the second resin layer comprises a portion overlapping with the liquid crystal element.

17. The display device according to claim 12 , further comprising:

a third resin layer; and

a fourth resin layer,

wherein the light-emitting element and the first transistor are positioned between the third resin layer and the first resin layer,

wherein the liquid crystal element and the second transistor are positioned between the second resin layer and the fourth resin layer, and

wherein a thickness of each of the third resin layer and the fourth resin layer is 0.1 μm or more and 3 μm or less.

18. The display device according to claim 12 , further comprising:

a first substrate;

a second adhesive layer over and in contact with the first substrate;

a third resin layer over and in contact with the second adhesive layer;

a fourth resin layer;

a third adhesive layer over and in contact with the fourth resin layer; and

a second substrate over and in contact with the third adhesive layer,

wherein the light-emitting element and the first transistor are positioned between the third resin layer and the first resin layer, and

wherein the liquid crystal element and the second transistor are positioned between the second resin layer and the fourth resin layer.

19. The display device according to claim 18 , wherein the first substrate and the second substrate comprise a resin.

20. The display device according to claim 12 ,

wherein the first transistor comprises a first source electrode, a first drain electrode, and a first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and a second semiconductor layer,

wherein the first source electrode and the first drain electrode are in contact with a top surface and a side end portion of the first semiconductor layer, and

wherein the second source electrode and the second drain electrode are in contact with a top surface and a side end portion of the second semiconductor layer.

21. The display device according to claim 12 , further comprising:

a first insulating layer overlapping with part of a top surface and a side end portion of a first semiconductor layer; and

a second insulating layer overlapping with part of a top surface and a side end portion of a second semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and the first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and the second semiconductor layer,

wherein the first source electrode and the first drain electrode are over the first insulating layer and are electrically connected to the first semiconductor layer through openings provided in the first insulating layer, and

wherein the second source electrode and the second drain electrode are over the second insulating layer and are electrically connected to the second semiconductor layer through openings provided in the second insulating layer.

22. The display device according to claim 12 , further comprising a second insulating layer overlapping with part of a top surface and a side end portion of a second semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and a first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and the second semiconductor layer,

wherein the first source electrode and the first drain electrode are in contact with a top surface and a side end portion of the first semiconductor layer, and

wherein the second source electrode and the second drain electrode are over the second insulating layer and are electrically connected to the second semiconductor layer through openings provided in the second insulating layer.

23. The display device according to claim 12 , further comprising a first insulating layer overlapping with part of a top surface and a side end portion of a first semiconductor layer,

wherein the first transistor comprises a first source electrode, a first drain electrode, and the first semiconductor layer,

wherein the second transistor comprises a second source electrode, a second drain electrode, and a second semiconductor layer,

wherein the first source electrode and the first drain electrode are over the first insulating layer and are electrically connected to the first semiconductor layer through openings provided in the first insulating layer, and

wherein the second source electrode and the second drain electrode are in contact with a top surface and a side end portion of the second semiconductor layer.

24. The display device according to claim 12 ,

wherein the first transistor comprises a first semiconductor layer, a first gate electrode, and a second gate electrode,

wherein the first gate electrode and the second gate electrode face each other with the first semiconductor layer therebetween,

wherein the second transistor comprises a second semiconductor layer, a third gate electrode, and a fourth gate electrode, and

wherein the third gate electrode and the fourth gate electrode face each other with the second semiconductor layer therebetween.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2017
From: YAMAZAKI, SHUNPEI; KUBOTA, DAISUKE; TAKAHASHI, KEI; IWAKI, YUJI; IKEDA, HISAO; YOKOYAMA, KOHEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 042645/0583 →
Priority Claims (2)
JP 2016-077616 · Apr 7, 2016 · national
JP 2016-079807 · Apr 12, 2016 · national
Continuity (1)
Related Publication 20170293171A1 · Oct 12, 2017
Cited By (2)
US 12,307,978 US 12,725,579