IP Library Granted Patent US 10,109,237
Granted Patent B2
US 10,109,237 · App. 15/405,133 · Granted Oct 23, 2018

Pixel and organic light emitting display device having the same

Inventors: Kyoung-Jin Park (Guri-si, KR); Yong-Jae Kim (Seoul, KR); Young-Jin Cho (Seoul, KR); Deok-Young Choi (Suwon-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/3258G09G3/3233G09G3/3266G09G3/3275G09G2300/0465G09G2300/0809G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,109,237
App. No.
15/405,133
Granted
Oct 23, 2018
Kind
B2
Abstract

A pixel includes first through sixth transistors and an organic light emitting diode. The first transistor includes a gate electrode connected to a first node, a first electrode, and a second electrode connected to a second node. The second transistor provides a data signal to the first node in response to a scan signal. The third transistor provides a first power voltage to the first transistor in response to an emission control signal. The fourth transistor provides a reference voltage to the first node in response to a voltage control signal. The fifth transistor provides the reference voltage to the first node in response to an initialization control signal. The sixth transistor provides an initialization voltage to the second node in response to the initialization control signal. The organic light emitting diode is connected between the second node and a second power voltage.

Claims (91)

1. A pixel comprising:

a first transistor including:

a gate electrode connected to a first node;

a first electrode; and

a second electrode connected to a second node;

a second transistor including:

a gate electrode configured to receive a scan signal;

a first electrode configured to receive a data signal; and

a second electrode connected to the first node;

a third transistor including:

a gate electrode configured to receive an emission control signal;

a first electrode connected to a first power voltage; and

a second electrode connected to the first electrode of the first transistor;

a capacitor including:

a first electrode connected to the first node; and

a second electrode connected to the second node;

a fourth transistor including:

a gate electrode configured to receive a voltage control signal;

a first electrode directly connected to a reference voltage; and

a second electrode directly connected to the first node;

a fifth transistor including:

a gate electrode configured to receive an initialization control signal;

a first electrode directly connected to the reference voltage; and

a second electrode directly connected to the first node;

a sixth transistor including:

a gate electrode configured to receive the initialization control signal;

a first electrode connected to an initialization voltage; and

a second electrode connected to the second node; and

an organic light emitting diode including:

a first electrode connected to the second node; and

a second electrode connected to a second power voltage.

2. The pixel of claim 1 , wherein the second transistor is configured to receive the scan signal from a (K)th scan line, wherein K is an integer greater than 2, and

wherein the fourth transistor is configured to receive the voltage control signal from a (K−1)th scan line.

3. The pixel of claim 2 , wherein the fifth and sixth transistors are configured to receive the initialization control signal from a (K−2)th scan line.

4. The pixel of claim 1 , wherein the emission control signal corresponds to an off-level when the initialization control signal corresponds to an on-level.

5. The pixel of claim 1 , wherein the emission control signal corresponds to an on-level when the voltage control signal corresponds to the on-level.

6. The pixel of claim 1 , wherein the emission control signal corresponds to an off-level when the scan signal corresponds to an on-level.

7. The pixel of claim 1 , wherein the second transistor is configured to receive the scan signal from a (K)th scan line, wherein K is an integer greater than 4, and

wherein the fourth transistor is configured to receive the voltage control signal from a (K−2)th scan line.

8. The pixel of claim 7 , wherein the fifth and sixth transistors are configured to receive the initialization control signal from a (K−4)th scan line.

9. An organic light emitting display device comprising:

a display panel including a plurality of pixels;

a scan driver configured to provide a scan signal, a voltage control signal, and an initialization control signal to the pixels;

an emission control driver configured to provide an emission control signal to the pixels; and

a data driver configured to provide a data signal to the pixels,

wherein each of the pixels includes:

a first transistor including:

a gate electrode connected to a first node;

a first electrode; and

a second electrode connected to a second node;

a second transistor including:

a gate electrode configured to receive the scan signal;

a first electrode configured to receive the data signal; and

a second electrode connected to the first node;

a third transistor including:

a gate electrode configured to receive the emission control signal;

a first electrode connected to a first power voltage; and

a second electrode connected to the first electrode of the first transistor;

a capacitor including:

a first electrode connected to the first node; and

a second electrode connected to the second node;

a fourth transistor including:

a gate electrode configured to receive the voltage control signal;

a first electrode directly connected to a reference voltage; and

a second electrode directly connected to the first node;

a sixth transistor including:

a gate electrode configured to receive the initialization control signal;

a first electrode connected to an initialization voltage; and

a second electrode connected to the second node; and

an organic light emitting diode including:

a first electrode connected to the second node; and

a second electrode connected to a second power voltage.

10. The organic light emitting display device of claim 9 , wherein each of the pixels further includes:

a fifth transistor including:

a gate electrode configured to receive the initialization control signal;

a first electrode directly connected to the reference voltage; and

a second electrode directly connected to the first node.

11. The organic light emitting display device of claim 10 , wherein each of the pixels is configured to receive the scan signal from a (K)th scan line and receive the voltage control signal from a (K−1)th scan line, and wherein K is an integer greater than 2.

12. The organic light emitting display device of claim 11 , wherein each of the pixels is configured to receive the initialization control signal from a (K−2)th scan line.

13. The organic light emitting display device of claim 10 , wherein each of the pixels is configured to receive the scan signal from a (K)th scan line and receive the voltage control signal from a (K−2)th scan line, and wherein K is an integer greater than 4.

14. The organic light emitting display device of claim 13 , wherein each of the pixels is configured to receive the initialization control signal from a (K−4)th scan line.

15. The organic light emitting display device of claim 9 , wherein the scan driver includes first through (N)th stages, and

wherein the first through (N)th stages respectively are configured to output first through (N)th scan signals, first through (N)th voltage control signals, and first through (N)th initialization control signals, and wherein N is an integer greater than 1.

16. The organic light emitting display device of claim 15 , wherein a (K)th stage is configured to generate a (K)th voltage control signal by performing a logical OR operation with a (K−1)th scan signal and a (K−2) scan signal, and wherein K is an integer greater than 2.

17. The organic light emitting display device of claim 15 , wherein a (K)th stage is configured to output a (K−2) scan signal as a (K)th initialization control signal, and wherein K is an integer greater than 2.

18. The organic light emitting display device of claim 9 , wherein the scan driver is configured to provide the initialization control signal having an on-level to the pixels in an initialization period, and

wherein the emission control driver is configured to provide the emission control signal having an off-level to the pixels in the initialization period.

19. The organic light emitting display device of claim 9 , wherein the scan driver is configured to provide the voltage control signal having an on-level to the pixels in a compensation period, and

wherein the emission control driver is configured to provides the emission control signal having the on-level to the pixel in the compensation period.

20. The organic light emitting display device of claim 9 , wherein the scan driver is configured to provide the scan signal having an on-level to the pixels in a data writing period, and

wherein the emission control driver is configured to provide the emission control signal having an off-level to the pixels in the data writing period.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2017
From: PARK, KYOUNG-JIN; KIM, YONG-JAE; CHO, YOUNG-JIN; CHOI, DEOK-YOUNG
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 041355/0653 →
Priority Claims (1)
KR 10-2016-0024631 · Feb 29, 2016 · national
Continuity (1)
Related Publication 20170249902A1 · Aug 31, 2017