IP Library Granted Patent US 10,141,420
Granted Patent B1
US 10,141,420 · App. 15/820,947 · Granted Nov 27, 2018

Transistors with dielectric-isolated source and drain regions

Inventors: Kangguo Cheng (Schenectady, NY); Choonghyun Lee (Rensselaer, NY); Juntao Li (Albany, NY); Peng Xu (Santa Clara, CA)
Assignee: International Business Machines Corporation
H01L29/66636H01L21/823425H01L21/823814H01L29/0649H01L29/0653H01L29/0843H01L29/41783H01L29/66643H01L29/66696H01L29/66795H01L29/785H01L29/7839H01L29/7848H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,141,420
App. No.
15/820,947
Granted
Nov 27, 2018
Kind
B1
Abstract

Semiconductor devices and method of forming the same include forming a sacrificial layer on source/drain regions of a semiconductor layer. A reactant layer is formed on the sacrificial layer. The reactant layer and sacrificial layer are annealed to convert the reactant layer to a dielectric layer. Source and drain regions are formed on the dielectric layer.

Claims (13)

1. A method of forming a semiconductor device, comprising:

forming a sacrificial layer on source/drain regions of a semiconductor layer;

forming a reactant layer on the sacrificial layer;

annealing the reactant layer and the sacrificial layer to convert the reactant layer to a dielectric layer; and

forming source and drain regions on the dielectric layer.

2. The method of claim 1 , wherein the semiconductor layer is a top surface of a bulk semiconductor substrate.

3. The method of claim 2 , further comprising forming source/drain recesses in the source/drain regions of the semiconductor layer, wherein forming the sacrificial layer comprises forming the sacrificial layer on only a bottom surface of the source/drain recesses.

4. The method of claim 1 , wherein the semiconductor layer is a fin formed from a bulk semiconductor substrate.

5. The method of claim 1 , wherein the sacrificial layer is formed from silicon germanium and the reactant layer is formed from germanium dioxide.

6. The method of claim 5 , wherein annealing the reactant layer and sacrificial layer comprises heating the reactant layer and sacrificial layer to about 600° C. in a gaseous nitrogen environment.

7. The method of claim 5 , wherein the dielectric layer is a silicon dioxide layer.

8. The method of claim 1 , wherein forming the sacrificial layer comprises epitaxially growing the sacrificial layer from the source/drain regions of the semiconductor layer.

9. The method of claim 1 , wherein only part of the reactant layer is converted, further comprising washing away remaining material from the reactant layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2017
From: CHENG, KANGGUO; LEE, CHOONGHYUN; LI, JUNTAO; XU, PENG
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044199/0825 →
Cited By (1)
US 12,310,091