IP Library Granted Patent US 10,162,985
Granted Patent B1
US 10,162,985 · App. 15/206,483 · Granted Dec 25, 2018

Virtual polymorphic hardware engine

Inventors: Albert Henry Carlson (Kyle, TX); Robert LeBlanc (San Marcos, TX)
Assignee: Cipherloc Corporation
G06F21/75
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,162,985
App. No.
15/206,483
Granted
Dec 25, 2018
Kind
B1
Abstract

Virtual field programmable gate array (VFPGA) duplicates and/or emulates a field programmable gate array through the use of base hardware and firmware that uses RAM as ROM or EPROM and provides control and monitoring and manipulation through the use of elementary and basic device functionality commands (machine code primitives) to accommodate the needs of polymorphic cipher engine software so that the software achieves the same results as thou it had access to programmable logic arrays, gate and logic blocks found in field programmable gate array chips.

Claims (3)

1. A printed circuit board for encrypting and decrypting messages having a series of non-persistent finite state machines, each of said finite state machines representing a sequential sub-message portion of an encrypted message and consisting of independent sequences that are applied serially from a base state via an internal process communication in the form of a look up table in the finite state machine, each of said finite state machines being used for only a portion of a message.

2. The printed circuit board according to claim 1 wherein each of said finite state machines is replaced with a new finite state machine for the next sequential sub-message portion of the message.

3. The printed circuit board according to claim 1 , wherein the operation of the finite state machine can be represented by RAM acting as ROM or a circuit, and further where each finite state is encoded at a separate address, sequentially/non-sequentially stored in memory, and serially accessed by an addressing scheme.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME AND ADDRESS PREVIOUSLY RECORDED AT REEL: 063348 FRAME: 0617. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Apr 25, 2023
From: CIPHERLOC CORPORATION
To: SIDECHANNEL, INC.
Reel/Frame 063438/0718 →
CHANGE OF NAME Recorded Apr 14, 2023
From: CIPHERLOC CORPORATION
To: SIDECHANNEL, INCORPORATED
Reel/Frame 063348/0617 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2016
From: CARLSON, ALBERT HENRY; LEBLANC, ROBERT
To: CIPHERLOC CORPORATION
Reel/Frame 039120/0018 →
Cited By (2)
US 12,488,110 US 12,699,763