IP Library Granted Patent US 10,199,562
Granted Patent B2
US 10,199,562 · App. 15/646,399 · Granted Feb 5, 2019

Electronic device and method of fabricating the same

Inventors: Shinji Yamamoto (Tokyo, JP); Jumpei Konno (Tokyo, JP); Takashi Miyagawa (Tokyo, JP)
Assignee: TAIYO YUDEN CO., LTD.
H01L41/23H01L41/0475H01L41/0533H01L41/29H01L41/312H03H3/02H03H3/08H03H9/059H03H9/0523H03H9/25H01L41/1873H01L2224/81192H01L2224/97H03H9/14541
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,199,562
App. No.
15/646,399
Granted
Feb 5, 2019
Kind
B2
Abstract

A method of fabricating an electronic device, the method including: arranging a device chip with no bump located on a lower surface of the device chip on a mounting substrate including a bump located on an upper surface of the mounting substrate; and bonding a pad located on the lower surface of the device chip and the bump by applying an ultrasonic wave to the device chip from an upper surface of the device chip.

Claims (23)

1. A method of fabricating an electronic device, the method comprising:

arranging a plurality of device chips on an upper surface of a single mounting substrate, each of the plurality of device chips having a first pad on a lower surface and having no bump on the lower surface, the mounting substrate having bumps on the upper surface of the mounting substrate;

bonding the first pads on the lower surface of the respective device chips and the bumps on the upper surface of the mounting substrate by applying an ultrasonic wave to the device chips from respective upper surfaces of the device chips; and

after bonding the first pads and the bumps, separating the mounting substrate having the plurality of device chips mounted thereon into a plurality of substrates each having the corresponding device chip thereon,

wherein:

each of the device chips includes, on the lower surface of the device chip, a functional element and a frame body, the frame body surrounding the functional element and having a larger thickness than the functional element, and

the frame body is configured so as to be not in contact with any of the upper surface of the mounting substrate, the bumps and the second pads on the upper surface of the mounting substrate, after bonding the first pads and the bumps.

2. The method according to claim 1 , wherein

the first pads and the bumps are made of a same material.

3. The method according to claim 2 , wherein each of the bumps is a gold bump.

4. The method according to claim 1 , wherein:

each of the bumps is disposed on a second pad formed on the upper surface of the mounting substrate, and

an area of a bond between each of the bumps and the corresponding second pad on the upper surface of the mounting substrate is greater than an area of a bond between the bump and the corresponding first pad.

5. The method according to claim 1 , wherein the frame body is a burr formed when the device chip is cut by a dicing blade.

6. The method according to claim 1 , further comprising:

causing a tool to hold the device chip by causing the tool to be in contact with a lower surface of the frame body without being in contact with a lower surface of the functional element.

7. The method according to claim 1 , wherein the functional element is an acoustic wave element.

8. A method of fabricating an electronic device, the method comprising:

forming a functional element on an upper surface of a substrate;

forming a metal layer on the upper surface of the substrate so that the metal layer surrounds the functional element;

cutting the substrate into a plurality of device chips by dicing the metal layer and the substrate with use of a dicing blade and thereby forming a burr on an upper surface of the metal layer; and

causing a tool to hold at least one of the plurality of device chips by causing the tool to be in contact with an upper surface of the burr without being in contact with an upper surface of the functional element.

9. The method according to claim 8 , wherein the functional element is an acoustic wave element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2017
From: YAMAMOTO, SHINJI; KONNO, JUMPEI; MIYAGAWA, TAKASHI
To: TAIYO YUDEN CO., LTD.
Reel/Frame 042975/0012 →
Priority Claims (1)
JP 2016-148909 · Jul 28, 2016 · national
Continuity (1)
Related Publication 20180033952A1 · Feb 1, 2018