IP Library Granted Patent US 10,205,010
Granted Patent B2
US 10,205,010 · App. 15/983,040 · Granted Feb 12, 2019

Semiconductor device and method of manufacturing semiconductor device

Inventors: Toru Muramatsu (Matsumoto, JP); Hong-fei Lu (Hino, JP); Haruo Nakazawa (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L29/7395H01L21/2253H01L21/26506H01L29/0619H01L29/417H01L29/66333H01L29/1095
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,205,010
App. No.
15/983,040
Granted
Feb 12, 2019
Kind
B2
Abstract

A semiconductor device is provided, the semiconductor device including a base layer of a first conductivity type having a MOS gate structure formed on a front surface side thereof, a collector layer of a second conductivity type formed on a rear surface side of the base layer, and into which a first dopant and a second dopant which is different from the first dopant are implanted, and a collector electrode formed on a rear surface side of the collector layer, wherein an impurity concentration peak of the second dopant is at a deeper position from the rear surface of the collector layer than an impurity concentration peak of the first dopant, and magnitude of the impurity concentration peak of the second dopant is larger than 1/100 of magnitude of the impurity concentration peak of the first dopant.

Claims (19)

1. A manufacturing method, comprising:

forming a base layer of a first conductivity type having a MOS gate structure formed on a front surface side thereof;

forming, on a rear surface side of the base layer, a collector layer of a second conductivity type including a first dopant and a second dopant which is a different element from the first dopant, the first dopant and the second dopant both being second conductivity type impurities; and

forming a collector electrode on a rear surface side of the collector layer,

wherein an impurity concentration peak of the second dopant is at a deeper position from the rear surface of the collector layer than an impurity concentration peak of the first dopant, and magnitude of the impurity concentration peak of the second dopant is more than 1/100 of magnitude of the impurity concentration peak of the first dopant.

2. The manufacturing method according to claim 1 , wherein forming the collector layer comprises ion-implanting the first dopant and the second dopant with an energy density of 4.0 J/cm 2 or more.

3. The manufacturing method according to claim 1 , wherein forming the collector layer comprises:

ion-implanting the first dopant and the second dopant;

forming a protective film on the rear surface side of the collector layer; and

performing laser annealing from the rear surface side of the collector layer.

4. The manufacturing method according to claim 3 , wherein a wavelength of a laser used for the laser annealing is 800 nm or more.

5. The manufacturing method according to claim 1 , wherein the second dopant is aluminum, and the second dopant is ion-implanted at an accelerating voltage of 150 keV.

6. The manufacturing method according to claim 1 , wherein the second dopant is gallium, and the second dopant is ion-implanted at an accelerating voltage of 150 keV.

7. The manufacturing method according to claim 1 , wherein

forming the base layer of the first conductivity type having the MOS gate structure formed on the front surface side thereof includes thinning a base substrate to form the base layer before forming the MOS gate structure.

8. The manufacturing method according to claim 1 , further comprising

thinning the base layer having the MOS gate structure from the rear surface of the base layer.

9. The manufacturing method according to claim 1 , wherein

forming the collector layer includes forming the collector layer directly on the rear surface side of the base layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2018
From: MURAMATSU, TORU; LU, HONG-FEI; NAKAZAWA, HARUO
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 045854/0608 →
Priority Claims (2)
JP 2015-161022 · Aug 18, 2015 · national
JP 2016-123882 · Jun 22, 2016 · national
Continuity (2)
Continuation 15232825 · Aug 10, 2016
Related Publication 20180269314A1 · Sep 20, 2018