IP Library Granted Patent US 10,211,322
Granted Patent B1
US 10,211,322 · App. 15/896,277 · Granted Feb 19, 2019

Semiconductor device including channel pattern and manufacturing method thereof

Inventors: Jin Bum Kim (Hwaseong-si, KR); Tae Jin Park (Hwaseong-si, KR); Jong Min Lee (Hwaseong-si, KR); Seok Hoon Kim (Hwaseong-si, KR); Dong Chan Suh (Hwaseong-si, KR); Jeong Ho Yoo (Hwaseong-si, KR); Ha Kyu Seong (Hwaseong-si, KR); Dong Suk Shin (Hwaseong-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L29/6681H01L29/401H01L29/785H01L2029/7858
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,211,322
App. No.
15/896,277
Granted
Feb 19, 2019
Kind
B1
Abstract

A semiconductor device and a method of manufacturing a semiconductor device, the semiconductor device including a channel pattern on a substrate, the channel pattern extending in a first direction; a gate pattern on the substrate, the gate pattern extending in a second direction crossing the first direction and surrounding the channel pattern; and an interface layer between the channel pattern and the gate pattern, the interface layer being formed on at least one surface of an upper surface and a lower surface of the channel pattern.

Claims (46)

1. A semiconductor device, comprising:

a channel pattern on a substrate, the channel pattern extending in a first direction;

a gate pattern on the substrate, the gate pattern extending in a second direction crossing the first direction and surrounding the channel pattern; and

an interface layer between the channel pattern and the gate pattern, the interface layer being formed on at least one surface of an upper surface and a lower surface of the channel pattern,

wherein the interface layer contains carbon (C) or boron (B),

wherein:

the channel pattern includes silicon,

the interface layer includes germanium, and

a concentration of germanium in the interface layer decreases toward the channel pattern.

2. The semiconductor device as claimed in claim 1 , wherein the interface layer includes a silicon germanium carbide (SiGeC) layer.

3. The semiconductor device as claimed in claim 2 , wherein a concentration of the carbon in the interface layer ranges from 0.01 at % to 5 at %.

4. The semiconductor device as claimed in claim 1 , wherein a cross section of the channel pattern has a rectangular shape or trapezoidal shape.

5. The semiconductor device as claimed in claim 1 , wherein:

the gate pattern includes:

a gate electrode, and

a gate dielectric layer between the gate electrode and the channel pattern, and

the interface layer is between the channel pattern and the gate dielectric layer.

6. The semiconductor device as claimed in claim 1 , wherein a thickness of the interface layer is smaller than a thickness of the channel pattern.

7. The semiconductor device as claimed in claim 1 , wherein the interface layer is in direct contact with the channel pattern.

8. A semiconductor device, comprising:

a channel pattern on a substrate, the channel pattern extending in a first direction;

a gate pattern on the substrate, the gate pattern extending in a second direction crossing the first direction and surrounding the channel pattern; and

an interface layer between the channel pattern and the gate pattern, the interface layer being formed on at least one surface of an upper surface and a lower surface of the channel pattern,

wherein the interface layer contains carbon (C) or boron (B),

wherein:

the channel pattern includes silicon germanium, germanium, or a combination thereof,

the interface layer includes germanium, and

a concentration of germanium in the interface layer increases toward the channel pattern.

9. The semiconductor device as claimed in claim 8 , wherein the interface layer includes a silicon germanium carbide (SiGeC) layer.

10. The semiconductor device as claimed in claim 9 , wherein a concentration of the carbon in the interface layer ranges from 0.01 at % to 5 at %.

11. The semiconductor device as claimed in claim 8 , wherein a cross section of the channel pattern has a rectangular shape or trapezoidal shape.

12. The semiconductor device as claimed in claim 8 , wherein:

the gate pattern includes:

a gate electrode, and

a gate dielectric layer between the gate electrode and the channel pattern, and

the interface layer is between the channel pattern and the gate dielectric layer.

13. The semiconductor device as claimed in claim 8 , wherein a thickness of the interface layer is smaller than a thickness of the channel pattern.

14. The semiconductor device as claimed in claim 8 , wherein the interface layer is in direct contact with the channel pattern.

15. A method of manufacturing a semiconductor device, the method comprising:

forming a sacrificial film on a substrate;

forming an interface film on the sacrificial film such that the interface film includes carbon;

forming a channel film on the interface film;

removing the sacrificial film;

removing the interface film; and

forming a gate pattern such that the gate pattern surrounds the channel film.

16. The method as claimed in claim 15 , wherein removing the interface film includes performing a hydrogen bake treatment or a hydrogen plasma treatment.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2018
From: KIM, JIN BUM; PARK, TAE JIN; LEE, JONG MIN; KIM, SEOK HOON; SUH, DONG CHAN; YOO, JEONG HO; SEONG, HA KYU; SHIN, DONG SUK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 044924/0839 →
Priority Claims (1)
KR 10-2017-0105370 · Aug 21, 2017 · national
Cited By (2)
US 12,490,468 US 12,557,316