IP Library Granted Patent US 10,243,017
Granted Patent B2
US 10,243,017 · App. 15/636,545 · Granted Mar 26, 2019

Sensor chip stack and method of producing a sensor chip stack

Inventors: Georg Parteder (Gleisdorf, AT); Jochen Kraft (Bruck an der Mur, AT); Franz Schrank (Graz, AT); Thomas Troxler (Erlenbach, CH); Andreas Fitzi (Staefa, CH)
Assignee: ams International AG
H01L27/14636H01L25/0657H01L27/1469H01L27/14618H01L27/14623H01L27/14634H04N5/369H04N5/2258
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,243,017
App. No.
15/636,545
Granted
Mar 26, 2019
Kind
B2
Abstract

The sensor chip stack comprises a sensor substrate of a semiconductor material including a sensor, a chip fastened to the sensor substrate, the chip including an integrated circuit, electric interconnections between the sensor substrate and the chip, electric terminals of the chip, the chip being arranged between the electric terminals and the sensor substrate, and a molding material arranged adjacent to the chip, the electric terminals of the chip being free from the molding material.

Claims (24)

1. A sensor chip stack, comprising:

a sensor substrate of a semiconductor material including a sensor or plurality of sensors;

bond pads of the sensor substrate;

a chip fastened to the sensor substrate, the chip including an integrated circuit;

contact pads of the chip, the contact pads facing the bond pads;

pad connections including via bumps between the sensor substrate and the chip, each of the pad connections electrically connecting one of the bond pads and one of the contact pads;

electric terminals of the chip, the chip being arranged between the electric terminals and the sensor substrate;

a molding material arranged adjacent to the chip, the electric terminals of the chip being free from the molding material;

a sidewall metallization inside an opening of the molding material, the sidewall metallization electrically connecting one of the electric terminals of the chip with a contact pad of the sensor substrate;

a contact layer of the chip, the contact layer being arranged between the sensor substrate and the chip; and

a through-chip metallization penetrating the chip, the through-chip metallization contacting the contact layer and being electrically connected to one of the electric terminals.

2. The sensor chip stack according to claim 1 , further comprising:

a further chip fastened to the sensor substrate, the further chip including a further integrated circuit;

further electric terminals of the further chip, the further chip being arranged between the further electric terminals and the sensor substrate; and

the molding material being arranged adjacent to the further chip, the further electric terminals being free from the molding material.

3. The sensor chip stack according to claim 1 , further comprising:

a further chip fastened to the sensor substrate, the further chip including a further integrated circuit;

further electric terminals of the further chip, the further chip being arranged between the further electric terminals and the sensor substrate;

further contact pads of the further chip, the further contact pads facing the bond pads;

the electric interconnections comprising further pad connections, each of the further pad connections electrically connecting one of the bond pads and one of the further contact pads; and

the molding material being arranged adjacent to the further chip, the further electric terminals being free from the molding material.

4. The sensor chip stack according to claim 2 or 3 , wherein the sidewall metallization penetrates the molding material between the chip and the further chip and contacting the contact pad.

5. The sensor chip stack according to claim 1 , further comprising:

an underfill material between the sensor substrate and the chip.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2018
From: PARTEDER, GEORG; KRAFT, JOCHEN; SCHRANK, FRANZ; TROXLER, THOMAS; FITZI, ANDREAS
To: AMS INTERNATIONAL AG
Reel/Frame 045229/0160 →
Priority Claims (1)
EP 16177777 · Jul 4, 2016 · regional
Continuity (1)
Related Publication 20180006074A1 · Jan 4, 2018