IP Library Granted Patent US 10,320,541
Granted Patent B2
US 10,320,541 · App. 15/560,404 · Granted Jun 11, 2019

Device for transmitting data in wireless communication system

Inventors: Sangrim Lee (Seoul, KR); Hyunsoo Ko (Seoul, KR); Jaehoon Chung (Seoul, KR); Kwangseok Noh (Seoul, KR); Dongkyu Kim (Seoul, KR)
Assignee: LG ELECTRONICS INC.
H04L5/0048H04L5/0091H04L25/0216H04L25/0224H04L25/03343H04L27/264H04L27/2628H04L27/2636H04W72/042H04W72/044
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,320,541
App. No.
15/560,404
Granted
Jun 11, 2019
Kind
B2
Abstract

Provided is a transmission device for transmitting data in a wireless communication based on DFT-spread OFDM. Specifically, provided is a transmission device which outputs a first sub-band and a second sub-band by performing DFT on an input symbol with a tail part and a head part in which at least one 0 has been inserted by a DFT block controlled by a processor, outputs a signal by performing IDFT on the first sub-band which has been mapped by a first IDFT block, allows the signal to be filtered by a first band pass filter, outputs a signal by performing IDFT on the second sub-band which has been mapped by a second IDFT block, and allows the signal to be filtered by a second band pass filter.

Claims (20)

1. A transmitting device for transmitting data in a wireless communication system configured based on discrete Fourier transform (DFT) spread orthogonal frequency division multiplexing (OFDM), the transmitting device comprising:

a processor;

a DFT block receiving an input symbol, wherein at least one zero (0) is inserted in each of a head part and a tail part of the input symbol, and processing the input symbol with DFT spread;

a frequency domain data processing block mapping the input symbol being processed with DFT spread to a sub-carrier and outputting a first sub-band and a second sub-band;

a first IDFT block performing inverse discrete Fourier transform (IDFT) on the outputted first sub-band and outputting a signal;

a second IDFT block performing IDFT on the outputted second sub-band and outputting a signal;

a first pass band filter filtering the signal being outputted from the first IDFT block;

a second pass band filter filtering the signal being outputted from the second IDFT block; and

a transceiver transmitting and receiving the outputted signals,

wherein the processor controls the DFT block, the frequency domain data processing block, the first and second IDFT blocks, and the first and second band pass filters, and

wherein allocation information on a number of zeros (0) inserted in the head part and the tail part and information on a length of the first and second band pass filters are determined by a receiving device and transmitted through a physical layer or a higher layer,

wherein the transceiver further transmits a reference signal,

wherein a delay spread length of a channel is estimated by the reference signal, and

wherein, in case the estimated delay spread length of the channel increases, the number of zeros (0) inserted in the head part and the tail part increases and the length of the first and second band pass filters increases.

2. The transmitting device of claim 1 , further comprising:

a first serial-to-parallel conversion block processing the input symbol with serial-to-parallel conversion, and a second serial-to-parallel conversion block processing the signal outputted from the first IDFT block and the signal outputted from the second IDFT block with parallel-to-serial conversion.

3. The transmitting device of claim 1 , wherein, in case the estimated delay spread length of the channel is changed, the number of zeros (0) inserted in the head part and the tail part and the length of the first and second band pass filters are determined in accordance with the changed delay spread length, and

wherein, in case the estimated delay spread length of the channel is not changed, the number of zeros (0) inserted in the head part and the tail part and on the length of the first and second band pass filters are maintained.

4. The transmitting device of claim 1 , wherein the physical layer transmits the allocation information on the number of zeros (0) inserted in the head part and the tail part and the information on the length of the first and second band pass filters via Physical Downlink Control Channel (PDCCH) or enhanced PDCCH (ePDCCH).

5. The transmitting device of claim 1 , wherein the higher layer transmits the allocation information on the number of zeros (0) inserted in the head part and the tail part and the information on the length of the first and second band pass filters via Physical Downlink Shared Channel (PDSCH) or Physical Uplink Shared Channel (PDSCH).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2017
From: LEE, SANGRIM; KO, HYUNSOO; CHUNG, JAEHOON; NOH, KWANGSEOK; KIM, DONGKYU
To: LG ELECTRONICS INC.
Reel/Frame 043668/0487 →
Continuity (2)
Provisional Application 62144939 · Apr 9, 2015
Related Publication 20180062808A1 · Mar 1, 2018