IP Library Granted Patent US 10,497,613
Granted Patent B2
US 10,497,613 · App. 15/560,245 · Granted Dec 3, 2019

Microelectronic conductive routes and methods of making the same

Inventors: Jasmeet S. Chawla (Hillsboro, OR); Rami Hourani (Portland, OR); Mauro J. Kobrinsky (Portland, OR); Florian Gstrein (Portland, OR); Scott B. Clendenning (Portland, OR); Jeanette M. Roberts (North Plains, OR)
Assignee: INTEL CORPORATION
H01L21/76834H01L21/76814H01L21/76819H01L21/76831H01L21/76877H01L23/5226H01L23/53295H01L2221/101H01L2221/1063
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,497,613
App. No.
15/560,245
Granted
Dec 3, 2019
Kind
B2
Abstract

A conductive route structure may be formed comprising a conductive trace and a conductive via, wherein the conductive via directly contacts the conductive trace. In one embodiment, the conductive route structure may be formed by forming a dielectric material layer on the conductive trace. A via opening may be formed through the dielectric material layer to expose a portion of the conductive trace and a blocking layer may be from only on the exposed portion of the conductive trace. A barrier line may be formed on sidewalls of the via opening and the blocking layer may thereafter be removed. A conductive via may then be formed within the via opening, wherein the conductive via directly contacts the conductive trace.

Claims (28)

1. A method of forming a conductive route structure, comprising:

forming a conductive trace;

forming a dielectric material layer on the conductive trace;

forming a via opening defined by sidewalls extending through the dielectric material layer to expose a portion of the conductive trace;

forming a blocking layer from octadecylphosphic acid only on the exposed portion of the conductive trace;

forming a barrier liner on the via opening sidewalls, wherein the barrier liner contacts the blocking layer without contacting the conductive trace;

removing the blocking layer after forming the barrier liner; and

forming a conductive via in the via opening, wherein the conductive via directly contacts the conductive trace.

2. The method of claim 1 , further including forming a barrier material layer between the conductive trace and the dielectric material layer, wherein the via opening extends through the dielectric material layer and the barrier material layer.

3. The method of claim 1 , wherein forming the blocking layer comprises forming a self-assembled monolayer.

4. The method of claim 1 , wherein forming the barrier liner comprises forming the barrier liner from a high-K material.

5. The method of claim 1 , wherein forming the barrier liner comprises forming the barrier liner from a metal oxide.

6. The method of claim 5 , wherein forming the barrier liner from a metal oxide comprises forming a hafnium oxide barrier liner.

7. The method of claim 5 , wherein forming the barrier liner from a metal oxide comprises forming a zirconium oxide barrier liner.

8. A method of forming a conductive route structure, comprising:

forming a conductive trace;

forming a dielectric material layer on the conductive trace;

forming a via opening defined by sidewalls extending through the dielectric material layer to expose a portion of the conductive trace;

forming a blocking layer from octadecylphosphic acid only on the exposed portion of the conductive trace;

forming a barrier liner on the via opening sidewalls;

removing the blocking layer after forming the barrier liner; and

forming a conductive via in the via opening, wherein the conductive via directly contacts the conductive trace.

9. The method of claim 8 , wherein forming the barrier liner comprises forming the barrier liner from a high-K material.

10. The method of claim 8 , further including forming a barrier material layer between the conductive trace and the dielectric material layer, wherein the via opening extends through the dielectric material layer and the barrier material layer.

11. The method of claim 8 , wherein forming the blocking layer comprises forming a self-assembled monolayer.

12. The method of claim 8 , wherein forming the barrier liner comprises forming the barrier liner from a metal oxide.

13. The method of claim 12 , wherein forming the barrier liner from a metal oxide comprises forming a hafnium oxide barrier liner.

14. The method of claim 12 , wherein forming the barrier liner from a metal oxide comprises forming a zirconium oxide barrier liner.

Continuity (1)
Related Publication 20180082942A1 · Mar 22, 2018
Cited By (2)
US 12,557,370 US 12,564,025