IP Library › Granted Patent US 10,573,236
Granted Patent B1
US 10,573,236 · App. 16/283,473 · Granted Feb 25, 2020

Displays with luminance adjustment circuitry to compensate for gate line loading variations

Inventors: Shengkui Gao (San Jose, CA); Graeme M. Williams (Cupertino, CA); Haifeng Li (Campbell, CA); Mohammad Ali Jangda (Cupertino, CA); Paolo Sacchetto (Cupertino, CA); Pierre-Yves Emelie (Mountain View, CA); Shyuan Yang (Burlingame, CA); Sinan Alousi (Campbell, CA); Tsung-Ting Tsai (Cupertino, CA); Warren S. Rieutort-Louis (Cupertino, CA); Weijun Yao (Saratoga, CA); Yafei Bi (Los Altos Hills, CA); Yue Jack Chu (San Jose, CA)
Assignee: Apple Inc.
G09G3/3233G09G3/2044G09G3/3266G09G2310/0202G09G2310/0243G09G2320/0233G09G2320/0646G09G2360/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,573,236
App. No.
16/283,473
Filed
Feb 22, 2019
Granted
Feb 25, 2020
Kind
B1
Examiner
PHAM, LONG D
Art Unit
2691
USPC
345/694
Abstract

A display may have an array of pixels. Due to the presence of a notch in the display, the display may have some rows that are shorter than other rows in the display, and accordingly different gate line loading. To account for the gate line loading variations, the display driver circuitry may have gate driver circuits that provide different gate line signals to different rows of pixels within the display. In other arrangement, luminance adjustment circuitry may receive image data and generate corresponding compensated image data to account for gate line loading variations between rows of pixels in the display. The image data may be compensated based on the location of the pixel, the gray level of the image data, the display brightness, and/or temperature.

Claims (33)

1. A display, comprising:

display driver circuitry;

data lines coupled to the display driver circuitry;

gate lines coupled to the display driver circuitry;

an array of pixels having columns and rows,

wherein the rows in a first area of the display are shorter than the rows in a second area of the display; and

luminance adjustment circuitry configured to receive image data and output corresponding compensated image data to the display driver circuitry, wherein the compensated image data is compensated to account for differences in gate line loading between the gate lines in the first and second areas, wherein the luminance adjustment circuitry is configured to compensate the image data for each pixel based on a respective pixel group in which that pixel is located and wherein each pixel group includes at least two pixels and less than an entire row of pixels.

2. The display defined in claim 1 , wherein the luminance adjustment circuitry is configured to compensate image data for a given pixel based on a location of the given pixel.

3. The display defined in claim 2 , wherein the luminance adjustment circuitry is configured to compensate the image data for the given pixel based on a brightness of the display.

4. The display defined in claim 3 , wherein the luminance adjustment circuitry is configured to compensate the image data for the given pixel based on a gray level of the given pixel.

5. The display defined in claim 4 , wherein the luminance adjustment circuitry is configured to compensate the image data for the given pixel based on a temperature.

6. The display defined in claim 1 , wherein the luminance adjustment circuitry is configured to generate a compensation value for a given pixel based on a location of the given pixel.

7. The display defined in claim 6 , wherein the luminance adjustment circuitry is configured to generate a scaling factor for the given pixel based at least on a gray level of the given pixel and a display brightness level.

8. The display defined in claim 1 , further comprising:

range adjustment circuitry configured to modify the compensated image data to fit a given range of values.

9. The display defined in claim 8 , further comprising:

dithering circuitry configured to dither the compensated image data.

10. The display defined in claim 1 , wherein the luminance adjustment circuitry is configured to compensate image data for a given pixel based on a row in which the given pixel is positioned.

11. A display, comprising:

display driver circuitry;

data lines coupled to the display driver circuitry;

gate lines coupled to the display driver circuitry;

an array of pixels having columns and rows, wherein the rows in a first area of the display are shorter than the rows in a second area of the display; and

luminance adjustment circuitry configured to receive image data and output corresponding compensated image data to the display driver circuitry, wherein the compensated image data is compensated to account for differences in gate line loading between the gate lines in the first and second areas, wherein the luminance adjustment circuitry is configured to generate a compensation value for a given pixel based on a location of the given pixel, wherein the luminance adjustment circuitry is configured to generate a scaling factor for the given pixel based at least on a gray level of the given pixel and a display brightness level, and wherein the luminance adjustment circuitry includes a multiplication circuit that is configured to multiply the compensation value by the scaling factor to produce a scaled compensation value and an addition circuit that adds the scaled compensation value to the image data for the given pixel.

12. The display defined in claim 11 , wherein the luminance adjustment circuitry is configured to generate the scaling factor for the given pixel based on the gray level of the given pixel, the display brightness level, and a temperature.

13. A display, comprising:

a substrate with a notch, wherein the notch has first and second opposing sides;

organic light-emitting diode pixels on the substrate, wherein some of the organic light-emitting diode pixels are positioned on the first side of the notch and some of the organic light-emitting diode pixels are positioned on the second side of the notch;

display driver circuitry;

data lines coupled to the display driver circuitry and the organic light-emitting diode pixels;

gate lines coupled to the display driver circuitry and the organic light-emitting diode pixels, wherein the organic light-emitting diode pixels are arranged in columns and rows, wherein the rows in a first area of the display that includes the notch are coupled to fewer of the organic light-emitting diode pixels than the rows in a second area of the display; and

compensation circuitry configured to receive image data, compensate the image data for pixels in the rows in the first area, and provide the compensated image data to the display driver circuitry, wherein the compensation circuitry is configured to compensate the image data for each pixel in the rows in the first area based on a location of that pixel and wherein the compensation circuitry is configured to not compensate the image data for each pixel in the rows in the second area of the display.

14. The display defined in claim 13 , wherein the substrate has first and second opposing, parallel edges connected by third and fourth opposing, parallel edges, wherein the notch is formed in the first edge of the substrate, wherein the organic light-emitting diode pixels positioned on the first side of the notch are positioned between the third edge of the substrate and the first side of the notch, wherein the organic light-emitting diode pixels positioned on the second side of the notch are positioned between the fourth edge of the substrate and the second side of the notch, wherein the data lines extend parallel to the third and fourth edges of the substrate, and wherein the gate lines extend parallel to the first and second edges of the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2019
From: GAO, SHENGKUI; WILLIAMS, GRAEME M.; LI, HAIFENG; JANGDA, MOHAMMAD ALI; SACCHETTO, PAOLO; EMELIE, PIERRE-YVES; YANG, SHYUAN; ALOUSI, SINAN; TSAI, TSUNG-TING; RIEUTORT-LOUIS, WARREN S.; YAO, WEIJUN; BI, YAFEI; CHU, YUE JACK
To: APPLE INC.
Reel/Frame 048615/0919 →
Priority Claims (1)
CN 2019 1 0105225 · Feb 1, 2019 · national
Cited By (3)
US 12,310,193 US 12,676,119 US 12,740,279