IP Library Granted Patent US 10,748,981
Granted Patent B1
US 10,748,981 · App. 16/361,933 · Granted Aug 18, 2020

Signal routing in organic light-emitting diode displays

Inventors: Warren S. Rieutort-Louis (Cupertino, CA); Bhadrinarayana Lalgudi Visweswaran (Santa Clara, CA); Abbas Jamshidi Roudbari (San Jose, CA); Jean-Pierre S. Guillou (Los Gatos, CA); Tyler R. Kakuda (Stockton, CA)
Assignee: Apple Inc.
H01L27/3276G06F3/0412G06F3/0416G09G3/3291H01L27/323H01L27/3246
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,748,981
App. No.
16/361,933
Granted
Aug 18, 2020
Kind
B1
Abstract

An organic light-emitting diode display may have thin-film transistor circuitry formed on a substrate. The substrate may have rounded corners, a first tail portion along a lower edge, and a second tail portion along an additional edge. A first plurality of signal paths for the display may be routed to the first tail portion and a second plurality of signal paths for the display may be routed to the second tail portion. The second tail portion may be formed within a pixel-free notched region of the substrate. One or more data lines, power supply lines, touch sensor signal lines, and other signal lines may be routed to the second tail portion. Each tail portion of the substrate may be planar or may be bent. Vertical data lines at the edge of the display may be coupled to data line extensions that are routed through the active area of the display.

Claims (30)

1. A display comprising:

a substrate having first and second opposing edges connected by third and fourth opposing edges;

an array of pixels formed on the substrate, wherein the substrate has a first tail portion along the first edge, a pixel-free notched region, and a second tail portion formed within the pixel-free notched region;

a first plurality of signal paths that are routed to the first tail portion; and

a second plurality of signal paths that are routed to the second tail portion.

2. The display defined in claim 1 , wherein the pixel-free notched region is formed along the second edge of the substrate.

3. The display defined in claim 1 , wherein the substrate has a first rounded corner between the first and third edges, a second rounded corner between the second and third edges, a third rounded corner between the first and fourth edges, and a fourth rounded corner between the third and fourth edges.

4. The display defined in claim 1 , wherein the second plurality of signal paths includes touch sensor signal paths.

5. The display defined in claim 1 , wherein the second plurality of signal paths includes data lines.

6. The display defined in claim 1 , wherein the second plurality of signal paths includes a power line that provides a power supply voltage to the array of pixels.

7. The display defined in claim 1 , wherein the third and fourth edges are separated by a first width and wherein the first tail portion has a second width that is less than the first width.

8. The display defined in claim 1 , wherein one of the first tail portion and the second tail portion is bent 180° around a bend axis.

9. The display defined in claim 1 , wherein one of the first tail portion and the second tail portion is bent 90° around a bend axis.

10. The display defined in claim 1 , wherein an edge of an active area of the substrate that includes the array of pixels is bent around a bend axis.

11. The display defined in claim 1 , further comprising:

supplemental gate line loading structures formed within the pixel-free notched region.

12. An electronic device comprising:

a display that includes a substrate and an array of pixels formed on the substrate, wherein the substrate has a first tail portion along a first edge of the substrate and a second tail portion along a second edge of the substrate;

display driver circuitry;

a first plurality of signal paths that are coupled between the display driver circuitry and the array of pixels, wherein at least some of the first plurality of signal paths are routed to the display driver circuitry through the first tail portion;

touch sensor control circuitry; and

a second plurality of signal paths that are coupled between the touch sensor control circuitry and touch sensor electrodes, wherein at least some of the second plurality of signal paths are routed to the touch sensor control circuitry through the second tail portion.

13. The electronic device defined in claim 12 , wherein all of the second plurality of signal paths are routed to the touch sensor control circuitry through the second tail portion.

14. The electronic device defined in claim 12 , wherein a first portion of the second plurality of signal paths are routed to the touch sensor control circuitry through the second tail portion and a second portion of the second plurality of signal paths are routed to the touch sensor control circuitry through the first tail portion.

15. The electronic device defined in claim 12 , wherein all of the first plurality of signal paths are routed to the display driver circuitry through the first tail portion.

16. The electronic device defined in claim 12 , wherein a first portion of the first plurality of signal paths are routed to the display driver circuitry through the first tail portion and a second portion of the first plurality of signal paths are routed to the display driver circuitry through the second tail portion.

17. The electronic device defined in claim 12 , wherein the first and second edges of the substrate are opposing edges connected by third and fourth opposing edges.

18. The electronic device defined in claim 12 , wherein the substrate has a pixel-free notched region along the second edge and the second tail portion is formed within the pixel-free notched region.

19. The electronic device defined in claim 18 , further comprising:

a sensor formed in the pixel-free notched region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2020
From: RIEUTORT-LOUIS, WARREN S.; LALGUDI VISWESWARAN, BHADRINARAYANA; JAMSHIDI ROUDBARI, ABBAS; GUILLOU, JEAN-PIERRE; KAKUDA, TYLER R.
To: APPLE INC.
Reel/Frame 053143/0019 →
Continuity (1)
Provisional Application 62688969 · Jun 22, 2018
Cited By (4)
US 12,189,901 US 12,501,702 US 12,671,758 US 12,707,831