IP Library Granted Patent US 10,790,377
Granted Patent B2
US 10,790,377 · App. 16/095,376 · Granted Sep 29, 2020

Manufacturing method of polysilicon semiconductor layer,thin film transistor and manufacturing method

Inventor: Ming-jen Lu (Wuhan, CN)
Assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.
H01L29/66537H01L21/02532H01L21/02592H01L21/02667H01L21/26513H01L29/66757H01L29/66765
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,790,377
App. No.
16/095,376
Granted
Sep 29, 2020
Kind
B2
Abstract

A method for manufacturing a polysilicon semiconductor layer, a thin film transistor, and a manufacturing method are provided. The method for manufacturing a polysilicon semiconductor layer includes the following steps. A predetermined gas is dissociated, and a low amount of first ions and a high amount of second ions are screened out. A heavily doped region is doped with the second ions. A lightly doped region is doped with the first ions. Annealing is further performed, so that a polysilicon semiconductor layer is formed from an amorphous silicon layer.

Claims (27)

1. A method for manufacturing a polysilicon semiconductor layer, comprising:

step S 10 , dissociating a predetermined gas containing ions for use in ion-implantation, and screening dissociated ions for implantation to obtain a low amount of first ions and a high amount of second ions, wherein the first ions and the second ions are a same element having different valences;

step S 11 , doping a heavily doped region of an amorphous silicon layer with the second ions;

step S 12 , doping a lightly doped region of the amorphous silicon layer with the first ions; and

step S 13 , annealing the amorphous silicon layer so that the polysilicon semiconductor layer is formed from the amorphous silicon layer doped with the first ions and the second ions.

2. The manufacturing method as claimed in claim 1 , further comprising:

step S 101 , dissociating a gas containing BF 3 , and screening out B2+/B3+ions and B+ions;

step S 111 , doping the heavily doped region of the amorphous silicon layer with B+ions;

step S 121 , doping the lightly doped region of the amorphous silicon layer with B2+/B3+ions;

step S 131 , annealing the amorphous silicon layer so that the polysilicon semiconductor layer is formed from the amorphous silicon layer.

3. The manufacturing method as claimed in claim 1 , wherein the step of doping the amorphous silicon layer comprises bombarding a surface of the amorphous silicon layer with an ion beam containing the ions for use in ion-implantation.

4. The manufacturing method as claimed in claim 3 , wherein the ion beam is obtained by generating an electron beam through a filament and bombarding an ion source with the electron beam to generate the ion beam containing the ions for use in ion-implantation.

5. The manufacturing method as claimed in claim 3 , wherein before bombarding the surface of the amorphous silicon layer with the ion beam, ions of different masses in the ion beam are separated by a mass separator, thereby filtering out impurity ions.

6. A method for manufacturing a thin film transistor, comprising:

step S 20 , providing a substrate and forming an amorphous silicon layer on the substrate, dissociating a predetermined gas, and screening dissociated ions for implantation to obtain a low amount of first ions and a high amount of second ions wherein the first ions and the second ions are a same element having different valences;

step S 21 , doping a heavily doped region of an amorphous silicon layer with the second ions;

step S 22 , doping a lightly doped region of the amorphous silicon layer with the first ions;

step S 23 , annealing the amorphous silicon layer so that a polysilicon semiconductor layer with a source contact area and a drain contact area is formed from the amorphous silicon layer;

step S 24 , forming a source and a drain at positions corresponding to the source contact area and the drain contact area, and electrically connecting the source and the drain with the source contact area and the drain contact area, respectively.

7. The manufacturing method as claimed in claim 6 , wherein the first ions are B2+/B3+ions and the second ions are B+ions.

8. The manufacturing method as claimed in claim 6 , further comprising:

step S 25 , forming a gate insulation layer on the polysilicon semiconductor layer; and

step S 26 , forming a gate on the gate insulation layer corresponding to a predetermined position of the polysilicon semiconductor layer.

9. The manufacturing method as claimed in claim 6 , before forming an amorphous silicon layer on the substrate, further comprising:

step S 201 , forming a gate on the substrate and forming a gate insulation layer on the gate; and

step S 202 , forming the amorphous silicon layer on the gate insulation layer.

10. A manufacturing method of a thin film transistor according to claim 6 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 28, 2018
From: LU, MING-JEN
To: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
Reel/Frame 047597/0555 →
Priority Claims (1)
CN 2018 1 0677628 · Jun 27, 2018 · national
Continuity (1)
Related Publication 20200006524A1 · Jan 2, 2020