Maintaining a digitally controlled oscillator at an ideal state by changing the voltage supply
A technique relates to a digital phase locked loop (DPLL) including a digitally controlled oscillator (DCO), the DCO having delay elements and a current fill factor corresponding to a proportion of the delay elements in operation. A voltage regulator controller is operable to obtain a result of a comparison between a predefined fill factor and the current fill factor, the voltage regulator controller being operable to adjust voltage supplied to the DCO based on the result, the predefined fill factor indicating a predetermined proportion of the delay elements to be in operation.
1. An apparatus comprising:
a digital phase locked loop (DPLL) comprising a digitally controlled oscillator (DCO), the DCO comprising delay elements and a current fill factor corresponding to a proportion of the delay elements in operation; and
a voltage regulator controller operable to obtain a result of a comparison between a predefined fill factor having been set in advance to a fixed value and the current fill factor, the voltage regulator controller being operable to adjust voltage supplied to the DCO based on the result, the predefined fill factor indicating a predetermined proportion of the delay elements to be in operation.
2. The apparatus of claim 1 , wherein the current fill factor corresponding to the proportion of the delay elements in operation defines a percentage of the delay elements powered on to drive a clock signal output by the DCO.
3. The apparatus of claim 1 , wherein the voltage regulator controller is operable to cause a decrease in the voltage supplied to the DCO in response to the predefined fill factor being greater than the current fill factor.
4. The apparatus of claim 1 , wherein the voltage regulator controller is operable to cause an increase in the voltage supplied to the DCO in response to the predefined fill factor being less than the current fill factor.
5. The apparatus of claim 1 , wherein the voltage regulator controller is configured to receive the predefined fill factor and the current fill factor from the DPLL.
6. The apparatus of claim 1 , wherein the voltage regulator controller is configured to receive the predefined fill factor and the current fill factor from a digital loop filter in the DPLL.
7. The apparatus of claim 1 , wherein the current fill factor reflects a current status of the delay elements powered on in the DCO.
8. The apparatus of claim 1 , wherein the current fill factor changes according to a current status of the delay elements powered on versus the delay elements powered off in the DCO.
9. The apparatus of claim 1 , wherein the voltage regulator controller is coupled to a voltage regulator, the voltage regulator being coupled to the DCO; and
wherein the voltage regulator controller is operable to cause the voltage regulator to decrease the voltage supplied to the DCO in response to the predefined fill factor being greater than the current fill factor.
10. The apparatus of claim 1 , wherein the voltage regulator controller is coupled to a voltage regulator, the voltage regulator being coupled to the DCO; and
wherein the voltage regulator controller is operable to cause the voltage regulator to increase the voltage supplied to the DCO in response to the predefined fill factor being less than the current fill factor.
11. A method comprising:
obtaining, by a voltage regulator controller, a result of a comparison between a predefined fill factor having been set in advance to a fixed value and a current fill factor, wherein a digital phase locked loop (DPLL) comprises a digitally controlled oscillator (DCO), the DCO comprising delay elements, the current fill factor corresponding to a proportion of the delay elements in operation; and
adjusting, by the voltage regulator controller, voltage supplied to the DCO based on the result, the predefined fill factor indicating a predetermined proportion of the delay elements to be in operation.
12. The method of claim 11 , wherein the current fill factor corresponding to the proportion of the delay elements in operation defines a percentage of the delay elements powered on to drive a clock signal output by the DCO.
13. The method of claim 11 , wherein the voltage regulator controller is operable to cause a decrease in the voltage supplied to the DCO in response to the predefined fill factor being greater than the current fill factor.
14. The method of claim 11 , wherein the voltage regulator controller is operable to cause an increase in the voltage supplied to the DCO in response to the predefined fill factor being less than the current fill factor.
15. The method of claim 11 , wherein the voltage regulator controller is configured to receive the predefined fill factor and the current fill factor from the DPLL.
16. The method of claim 11 , wherein the voltage regulator controller is configured to receive the predefined fill factor and the current fill factor from a digital loop filter in the DPLL.
17. The method of claim 11 , wherein the current fill factor changes according to a current status of the delay elements powered on versus the delay elements powered off in the DCO.
18. The method of claim 11 , wherein the voltage regulator controller is coupled to a voltage regulator, the voltage regulator being coupled to the DCO; and
wherein the voltage regulator controller is operable to cause the voltage regulator to decrease the voltage supplied to the DCO in response to the predefined fill factor being greater than the current fill factor.
19. The method of claim 11 , wherein the voltage regulator controller is coupled to a voltage regulator, the voltage regulator being coupled to the DCO; and
wherein the voltage regulator controller is operable to cause the voltage regulator to increase the voltage supplied to the DCO in response to the predefined fill factor being less than the current fill factor.
20. An apparatus comprising:
a digital phase locked loop (DPLL) comprising a digitally controlled oscillator (DCO) having delay elements, a digital loop filter coupled to the DCO, and a phase detector coupled to the digital loop filter, wherein a current fill factor corresponds to a proportion of the delay elements in operation; and
a voltage regulator controller operable to obtain a result of a comparison between a predefined fill factor having been set in advance to a fixed value and the current fill factor, the voltage regulator controller being operable to cause a voltage regulator to adjust voltage supplied to the DCO based on the result, the predefined fill factor indicating a predetermined proportion of the delay elements to be in operation.