IP Library Granted Patent US 10,944,607
Granted Patent B2
US 10,944,607 · App. 16/896,992 · Granted Mar 9, 2021

Transmission apparatus and transmission method of an aggregate physical layer protocol data unit

Inventors: Lei Huang (Singapore, SG); Hong Cheng Michael Sim (Singapore, SG); Takenori Sakamoto (Kanagawa, JP)
Assignee: Panasonic Intellectual Property Management Co., Ltd.
H04L27/2626H04L1/005H04L1/0041H04L1/0045H04L1/0057H04L1/0088H04L1/0091H04L1/06H04L1/0631H04L5/0094H04L27/2602H04L27/2607H04L27/2613H04L69/22H04L69/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,944,607
App. No.
16/896,992
Granted
Mar 9, 2021
Kind
B2
Abstract

A transmission apparatus includes a transmission signal generator which, in operation, generates a transmission signal having an aggregate physical layer protocol data unit (PPDU) that includes a legacy preamble, a legacy header, a non-legacy preamble, a plurality of non-legacy headers and a plurality of data fields; and a transmitter which, in operation, transmits the generated transmission signal, wherein the legacy preamble, the legacy header and the plurality of non-legacy headers are transmitted using a standard bandwidth, the non-legacy preamble and the plurality of data fields are transmitted using a variable bandwidth that is larger than the standard bandwidth and wherein a plurality of sets of each of the plurality of non-legacy headers and each of the plurality of data fields are transmitted sequentially in a time domain.

Claims (14)

1. An integrated circuit comprising:

control circuitry which, in operation, controls generation of a transmission signal having an aggregate physical layer protocol data unit (aggregate PPDU) that includes a first set and one or more second sets, the first set including a plurality of first fields arranged in order of a legacy preamble field, a legacy header field, a non-legacy header field, a non-legacy preamble field, and a data field on a time axis, the one or more second sets including a plurality of second fields arranged in order of the non-legacy header field and the data field on the time axis; and

at least one output coupled to the control circuitry, the at least one output, in operation, outputs the transmission signal using a standard bandwidth, wherein

the control circuitry, in operation, generates the legacy preamble field, the legacy header field, and the non-legacy header field of the first set as one stream, and generates the data field of the first set and the data field of the one or more second set as a plurality of streams.

2. The integrated circuit according to claim 1 , wherein

the non-legacy preamble field includes a non-legacy short training field (STF) and a plurality of non-legacy channel estimation fields (CEFs).

3. The integrated circuit according to claim 2 , wherein

the control circuitry, in operation, generates the non-legacy header field as a single carrier (SC) block or an orthogonal frequency division multiplexing (OFDM) symbol which is pre-pended by a guard interval, wherein a final SC block in the non-legacy header field of the first set is post-pended by a same guard interval as the pre-pended guard interval.

4. The integrated circuit according to claim 2 , wherein

the control circuitry, in operation, generates the data field as a single carrier (SC) block or an orthogonal frequency division multiplexing (OFDM) symbol which is pre-pended by a guard interval, wherein a final SC block in the data field is post-pended by a same guard interval as the pre-pended guard interval.

5. The integrated circuit according to claim 1 , wherein

the control circuitry, in operation, generates the non-legacy header field as a single carrier (SC) block or an orthogonal frequency division multiplexing (OFDM) symbol which is pre-pended by a guard interval, wherein a final SC block in a final non-legacy header field of the one or more second sets is post-pended by a same guard interval as the pre-pended guard interval.

6. The integrated circuit according to claim 3 , wherein

symbols in the post-pended guard interval are inverted.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2021
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: APPLE INC.
Reel/Frame 055809/0200 →
Priority Claims (1)
JP JP2015-113063 · Jun 3, 2015 · national
Continuity (4)
Continuation 16374951 · Apr 4, 2019
Continuation 15797965 · Oct 30, 2017
Continuation PCTJP2016002226 · Apr 28, 2016
Related Publication 20200304357A1 · Sep 24, 2020