IP Library Granted Patent US 10,978,596
Granted Patent B2
US 10,978,596 · App. 16/104,799 · Granted Apr 13, 2021

Power diode and method of manufacturing a power diode

Inventors: Anton Mauder (Kolbermoor, DE); Mario Barusic (Seebogen, AT); Markus Bina (Grosshelfendorf, DE); Matteo Dainese (Villach, AT)
Assignee: Infineon Technologies Austria AG
H01L29/861H01L21/2658H01L21/26513H01L29/0688H01L29/32H01L29/6609H01L29/66136
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,978,596
App. No.
16/104,799
Granted
Apr 13, 2021
Kind
B2
Abstract

A method of processing a power diode includes: creating an anode region and a drift region in a semiconductor body: and forming, by a single ion implantation processing step, each of an anode contact zone and an anode damage zone in the anode region. Power diodes manufactured by the method are also described.

Claims (24)

1. A method of processing a power diode, the method comprising:

creating an anode region and a drift region in a semiconductor body; and

forming each of an anode contact zone and an anode damage zone in the anode region, wherein the anode contact zone extends to a surface of the semiconductor body, wherein the anode damage zone is immediately beneath the anode contact zone, wherein the anode damage zone has a comparatively higher defect concentration and a comparatively lower dopant concentration than the anode contact zone,

wherein forming the anode contact zone and the anode damage zone comprises an ion implantation step that uses one implantation energy to provide the dopants of the anode contact zone and the anode damage zone,

wherein performing the ion implantation step comprises either:

an uninterrupted implantation processing step that is carried out with non-variation of implantation energy, non-variation of implantation dose and with non-variation of implantation ions; or

two or more uninterrupted implantation shots that are carried out each with non-variation of the implantation energy, with non-variation of the implantation dose and with non-variation of the implantation ions.

2. The method of claim 1 , wherein the ion implantation processing step comprises implanting heavy ions with a mass exceeding that of the 12/6 Carbon-nucleus or the 28/14 Silicium-nucleus.

3. The method of claim 1 , wherein the ion implantation processing step comprises implanting boron difluoride ions.

4. The method of claim 1 , wherein the ion implantation processing step is carried out with a beamline-implantation-device.

5. The method of claim 1 , wherein the ion implantation processing step is carried out with an implantation energy of less than 20 KeV.

6. The method of claim 1 , wherein the ion implantation processing step is carried out with an implantation dose of at least 2*10 13 cm −2 .

7. The method of claim 1 , wherein the ion implantation processing step is carried out such that a mean distance of the implanted ions, measured from a surface of the semiconductor body that has been penetrated by the implanted ions, is less than 100 nm.

8. The method of claim 1 , further comprising:

after carrying out the ion implantation processing step, performing a temperature annealing processing step carried out at a temperature less than 450° C., wherein defects caused by the implanted ions are only partially annealed.

9. The method of claim 1 , wherein creating the anode region comprises at least one of an implantation processing step and a diffusion processing step.

10. The method of claim 1 , further comprising:

before carrying out the ion implantation processing step, carrying out a first implantation processing step for forming an anode field stop zone within the anode region, the anode field stop zone being arranged deeper within the anode region than each of the anode contact zone and the anode damage zone.

11. The method of claim 10 , wherein the anode field stop zone is spatially displaced from the anode damage zone by at least 250 nm along a vertical direction.

12. The method of claim 10 , wherein implantation particles introduced in the anode region by means of the first implantation processing step are subjected to a temperature annealing processing step so as to anneal defects caused by the implantation particles.

13. The method of claim 1 , wherein the anode damage zone is configured to reduce at least one of a lifetime and a mobility of charge carriers present within the anode damage zone.

14. The method of claim 1 , further comprising:

after the ion implantation processing step, providing an anode metallization on top of the anode region.

15. The method of claim 1 , wherein a maximum depth of the anode damage zone is no greater than 75 nm from the surface of the semiconductor body.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE FOR CONVEYING PARTY NUMBER 3 PREVIOUSLY RECORDED AT REEL: 47870 FRAME: 468. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2019
From: MAUDER, ANTON; BARUSIC, MARIO; BINA, MARKUS; DAINESE, MATTEO
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 049637/0219 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2018
From: MAUDER, ANTON; BARUSIC, MARIO; BINA, MARKUS; DAINESE, MATTEO
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 047870/0468 →
Priority Claims (1)
DE 102017118864.9 · Aug 18, 2017 · national
Continuity (1)
Related Publication 20190058065A1 · Feb 21, 2019