IP Library › Granted Patent US 10,990,736
Granted Patent B1
US 10,990,736 · App. 16/821,465 · Granted Apr 27, 2021

Implementing a circuit design with re-convergence

Inventors: Chaithanya Dudha (San Jose, CA); Satyaprakash Pareek (San Jose, CA); Krishna Garlapati (Los Gatos, CA); Ashish Sirasao (San Jose, CA)
Assignee: Xilinx, Inc.
G06F30/337G03F1/70G06F30/31G06F30/327G06F2119/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,990,736
App. No.
16/821,465
Granted
Apr 27, 2021
Kind
B1
Abstract

Implementing a circuit design can include detecting, using computer hardware, a re-convergent section of a circuit design, masking, using the computer hardware, a sequential circuit element of the re-convergent section located between a start and an end of the re-convergent section, and performing, using the computer hardware, an optimization operation on combinatorial logic of the re-convergent section to create optimized combinatorial logic. Using the computer hardware, the optimized combinatorial logic of the re-convergent section can be mapped. Further, the re-convergent section can be modified subsequent to the mapping to match timing of the re-convergent section prior to the masking.

Claims (46)

1. A method, comprising:

detecting, using computer hardware, a re-convergent section of a circuit design;

masking, using the computer hardware, a sequential circuit element of the re-convergent section located between a start and an end of the re-convergent section;

performing, using the computer hardware, an optimization operation on combinatorial logic of the re-convergent section to create optimized combinatorial logic;

mapping, using the computer hardware, the optimized combinatorial logic of the re-convergent section; and

modifying, using the computer hardware, the re-convergent section subsequent to the mapping to match timing of the re-convergent section prior to the masking.

2. The method of claim 1 , wherein the modifying includes inserting at least one sequential circuit element following the optimized combinatorial logic and prior to the end of the re-convergent section.

3. The method of claim 1 , further comprising:

determining that timing of each signal path of the re-convergent section is equivalent.

4. The method of claim 1 , wherein the re-convergent section includes a plurality of consecutive segments.

5. The method of claim 1 , further comprising:

retiming the re-convergent section in response to determining that a timing requirement corresponding to the re-convergent section is not met.

6. The method of claim 1 , wherein the masking results in the re-convergent section including only combinatorial logic between the start and the end of the re-convergent section.

7. The method of claim 1 , wherein the detecting the re-convergent section of the circuit design includes:

traversing signal paths of the circuit design and detecting a plurality of consecutive segments of the circuit design forming the re-convergent section.

8. A system, comprising:

a processor configured to initiate operations including:

detecting a re-convergent section of a circuit design;

masking a sequential circuit element of the re-convergent section located between a start and an end of the re-convergent section;

performing an optimization operation on combinatorial logic of the re-convergent section to create optimized combinatorial logic;

mapping the optimized combinatorial logic of the re-convergent section; and

modifying the re-convergent section subsequent to the mapping to match timing of the re-convergent section prior to the masking.

9. The system of claim 8 , wherein the modifying includes inserting at least one sequential circuit element following the optimized combinatorial logic and prior to the end of the re-convergent section.

10. The system of claim 8 , wherein the processor is configured to initiate operations including:

determining that timing of each signal path of the re-convergent section is equivalent.

11. The system of claim 8 , wherein the re-convergent section includes a plurality of consecutive segments.

12. The system of claim 8 , wherein the processor is configured to initiate operations including:

retiming the re-convergent section in response to determining that a timing requirement corresponding to the re-convergent section is not met.

13. The system of claim 8 , wherein the masking results in the re-convergent section including only combinatorial logic between the start and the end of the re-convergent section.

14. The system of claim 8 , wherein the detecting the re-convergent section of the circuit design includes:

traversing signal paths of the circuit design and detecting a plurality of consecutive segments of the circuit design forming the re-convergent section.

15. A computer program product, comprising:

one or more computer readable storage media, and program instructions collectively stored on the one or more computer readable storage media, wherein the program instructions are executable by computer hardware to initiate operations including:

detecting a re-convergent section of a circuit design;

masking a sequential circuit element of the re-convergent section located between a start and an end of the re-convergent section;

performing an optimization operation on combinatorial logic of the re-convergent section to create optimized combinatorial logic;

mapping the optimized combinatorial logic of the re-convergent section; and

modifying the re-convergent section subsequent to the mapping to match timing of the re-convergent section prior to the masking.

16. The computer program product of claim 15 , wherein

the modifying includes inserting at least one sequential circuit element following the optimized combinatorial logic and prior to the end of the re-convergent section.

17. The computer program product of claim 15 , wherein the program instructions are executable by the computer hardware to initiate operations including:

determining that timing of each signal path of the re-convergent section is equivalent.

18. The computer program product of claim 15 , wherein the re-convergent section includes a plurality of consecutive segments.

19. The computer program product of claim 15 , wherein the program instructions are executable by the computer hardware to initiate operations including:

retiming the re-convergent section in response to determining that a timing requirement corresponding to the re-convergent section is not met.

20. The computer program product of claim 15 , wherein the masking results in the re-convergent section including only combinatorial logic between the start and the end of the re-convergent section.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2021
From: GARLAPATI, KRISHNA
To: XILINX, INC.
Reel/Frame 055664/0358 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2020
From: DUDHA, CHAITHANYA; PAREEK, SATYAPRAKASH; GARLAPATI, KRISHNA; SIRASAO, ASHISH
To: XILINX, INC.
Reel/Frame 052314/0500 →
Cited By (2)
US 12,242,857 US 12,705,410