IP Library › Granted Patent US 11,038,608

Granted Patent B2

US 11,038,608 · App. 16/401,996 · Granted Jun 15, 2021

Frequency synchronization method and slave clock

Inventors: Jingfei Lv (Wuhan, CN); Jinhui Wang (Dongguan, CN); Chuan Xu (Shenzhen, CN)

Assignee: Huawei Technologies Co., Ltd.

H04J3/0667 H04J3/067

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 11,038,608
App. No.: 16/401,996
Granted: Jun 15, 2021
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

A frequency synchronization method includes: receiving, by a slave clock, a first pulse signal and a second pulse signal; determining, by the slave clock based on a first phase difference, a second phase difference, a first delay, and a second delay, that a frequency offset of the slave clock relative to the master clock is equal to a first frequency offset, where the first phase difference is a difference between a phase of a third pulse signal generated by the slave clock and a phase of the first pulse signal received by the slave clock, and the second phase difference is a difference between a phase of a fourth pulse signal generated by the slave clock and a phase of the second pulse signal received by the slave clock; and calibrating, by the slave clock, frequency of the slave clock based on the first frequency offset.

Claims (209)

1. A method, comprising:

receiving, by a slave clock, a first pulse signal and a second pulse signal, wherein the second pulse signal is sent by a master clock after the master clock sends the first pulse signal;

determining, by the slave clock based on a first phase difference, a second phase difference, a first delay, and a second delay, that a frequency offset of the slave clock relative to the master clock is equal to a first frequency offset, wherein the first phase difference is a difference between a phase of a third pulse signal generated by the slave clock and a phase of the first pulse signal received by the slave clock, the third pulse signal is generated by the slave clock when the slave clock receives the first pulse signal, the second phase difference is a difference between a phase of a fourth pulse signal generated by the slave clock and a phase of the second pulse signal received by the slave clock, the fourth pulse signal is generated by the slave clock when the slave clock receives the second pulse signal, the first delay is determined by the slave clock when the slave clock receives the first pulse signal, the first delay is of a link between the master clock and the slave clock, and the first delay is determined by the slave clock independently of the first pulse signal and the second pulse signal, and determined based on first packets exchanged between the master clock and the slave clock, the second delay is determined by the slave clock when the slave clock receives the second pulse signal, the second delay is of the link between the master clock and the slave clock, and the second delay is determined by the slave clock independently of the first pulse signal and the second pulse signal, and determined based on second packets exchanged between the master clock and the slave clock, and the first delay is unequal to the second delay; and

calibrating, by the slave clock, a frequency of the slave clock based on the first frequency offset.

2. The method according to claim 1 , wherein before determining, by the slave clock based on the first phase difference, a second phase difference, the first delay, and the second delay, that the frequency offset of the slave clock relative to the master clock is equal to the first frequency offset, the method further comprises:

determining, by the slave clock, the first delay and the second delay based on the following relations:

Delay

(

⁢

)

(

⁢

)

and

⁢

Delay

′

(

⁢

′

⁢

′

)

(

⁢

′

⁢

′

)

;

and wherein t 1 is a time at which the master clock sends a first packet, t 2 is a time at which the slave clock receives the first packet, t 3 is a time at which the slave clock sends a second packet, t 4 is a time at which the master clock receives the second packet, the first packets comprise the first packet and the second packet, t 1 ′ is a time at which the master clock sends a third packet, t 2 ′ is a time at which the slave clock receives the third packet, t 3 ′ is a time at which the slave clock sends a fourth packet, t 4 ′ is a time at which the master clock receives the fourth packet, Delay is the first delay, Delay′ is the second delay, and the second packets comprise the third packet and the fourth packet.

3. The method according to claim 2 , wherein determining, by the slave clock based on the first phase difference, the second phase difference, the first delay, and the second delay, that the frequency offset of the slave clock relative to the master clock is equal to the first frequency offset comprises:

determining, by the slave clock, the first frequency offset based on the following relation:

FreqOffset

(

Delay

)

(

′

Delay

′

)

;

and

wherein PD is the first phase difference, PD′ is the second phase difference, Ts is a difference between a time at which the slave clock receives the first pulse signal and a time at which the slave clock receives the second pulse signal, and FreqOffset is the first frequency offset.

4. The method according to claim 3 , wherein:

the third pulse signal is generated by the slave clock after the slave clock receives the first pulse signal, and the fourth pulse signal is generated by the slave clock after the slave clock receives the second pulse signal; or

the third pulse signal is generated by the slave clock before the slave clock receives the first pulse signal, and the fourth pulse signal is generated by the slave clock before the slave clock receives the second pulse signal.

5. The method according to claim 3 , wherein:

the first packet is a synchronization (Sync) message, and the second packet is a delay request (Dela_req) message; or

the first packet is a Network Time Protocol (NTP) response packet, and the second packet is an NTP request packet.

6. The method according to claim 2 , wherein:

7. The method according to claim 2 , wherein:

the first packet is a synchronization (Sync) message, and the second packet is a delay request (Delay_req) message; or

the first packet is a Network Time Protocol (NTP) response packet, and the second packet is an NTP request packet.

8. The method according to claim 1 , wherein:

9. A slave clock, comprising:

a receiver, configured to receive a first pulse signal and a second pulse signal, wherein the second pulse signal is sent by a master clock after the master clock sends the first pulse signal;

a processor; and

a computer-readable storage medium storing a program to be executed by the processor, the program including instructions for:

determining, based on a first phase difference, a second phase difference, a first delay, and a second delay, that a frequency offset of the slave clock relative to the master clock is equal to a first frequency offset, wherein the first phase difference is a difference between a phase of a third pulse signal generated by the slave clock and a phase of the first pulse signal received by the slave clock, the third pulse signal is generated by the slave clock when the slave clock receives the first pulse signal, the second phase difference is a difference between a phase of a fourth pulse signal generated by the slave clock and a phase of the second pulse signal received by the slave clock, the fourth pulse signal is generated by the slave clock when the slave clock receives the second pulse signal, the first delay is determined by the slave clock when the slave clock receives the first pulse signal, the first delay is of a link between the master clock and the slave clock, and the first delay is determined by the slave clock independently of the first pulse signal and the second pulse signal, and determined based on first packets exchanged between the master clock and the slave clock, the second delay is determined by the slave clock when the slave clock receives the second pulse signal, the second delay is of the link between the master clock and the slave clock, and the second delay is determined by the slave clock independently of the first pulse signal and the second pulse signal, and determined based on second packets exchanged between the master clock and the slave clock, and the first delay is unequal to the second delay; and

calibrating a frequency of the slave clock based on the first frequency offset.

10. The slave clock according to claim 9 , wherein the program includes instructions for:

before determining that the frequency offset of the slave clock relative to the master clock is equal to the first frequency offset, determining the first delay and the second delay based on the following relations:

Delay

(

⁢

)

(

⁢

)

and

⁢

Delay

′

(

⁢

′

⁢

′

)

(

⁢

′

⁢

′

)

;

and

wherein t 1 is a time at which the master clock sends a first packet, t 2 is a time at which the slave clock receives the first packet, t 3 is a time at which the slave clock sends a second packet, t 4 is a time at which the master clock receives the second packet, the first packets comprise the first packet and the second packet, t 1 ′ is a time at which the master clock sends a third packet, t 2 ′ is a time at which the slave clock receives the third packet, t 3 ′ is a time at which the slave clock sends a fourth packet, t 4 ′ is a time at which the master clock receives the fourth packet, Delay is the first delay, Delay′ is the second delay, and the second packets comprise the third packet and the fourth packet.

11. The slave clock according to claim 10 , wherein:

12. The slave clock according to claim 10 , wherein the third pulse signal is generated by the slave clock before the slave clock receives the first pulse signal, and the fourth pulse signal is generated by the slave clock before the slave clock receives the second pulse signal.

13. The slave clock according to claim 10 , wherein the first packet is a synchronization (Sync) message, and the second packet is a delay request (Delay_req) message.

14. The slave clock according to claim 10 , wherein the first packet is a Network Time Protocol (NTP) response packet, and the second packet is an NTP request packet.

15. The slave clock according to claim 10 , wherein the program includes instructions for determining the first frequency offset based on the following relation:

FreqOffset

(

Delay

)

(

′

Delay

′

)

;

and

16. The slave clock according to claim 15 , wherein the third pulse signal is generated by the slave clock after the slave clock receives the first pulse signal, and the fourth pulse signal is generated by the slave clock after the slave clock receives the second pulse signal.

17. The slave clock according to claim 15 , wherein the third pulse signal is generated by the slave clock before the slave clock receives the first pulse signal, and the fourth pulse signal is generated by the slave clock before the slave clock receives the second pulse signal.

18. The slave clock according to claim 15 , wherein the first packet is a synchronization (Sync) message, and the second packet is a delay request (Delay_req) message.

19. The slave clock according to claim 15 , wherein the first packet is a Network Time Protocol (NTP) response packet, and the second packet is an NTP request packet.

20. The slave clock according to claim 9 , wherein:

Assignments (1)

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2020

From: LV, JINGFEI; WANG, JINHUI; XU, CHUAN

To: HUAWEI TECHNOLOGIES CO., LTD.

Reel/Frame 052581/0766 →

Priority Claims (1)

CN 201610978432.9 · Nov 4, 2016 · national

Continuity (2)

Continuation PCTCN2017109377 · Nov 3, 2017

Related Publication 20190260490A1 · Aug 22, 2019