IP Library › Granted Patent US 11,079,268
Granted Patent B2
US 11,079,268 · App. 15/850,312 · Granted Aug 3, 2021

Precision ADC sampling clock for high accuracy wireless guided wave radar

Inventor: Eric Russell Lovegren (Monticello, MN)
Assignee: ROSEMOUNT INC.
G01F23/284G01S7/285G01S13/103G01S13/88H03M1/1245
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,079,268
App. No.
15/850,312
Granted
Aug 3, 2021
Kind
B2
Abstract

A level transmitter includes an analog-to-digital convertor clock signal generator that receives a transmitter clock signal that is used to establish when an incident signal is transmitted toward a material boundary. The analog-to-digital convertor clock signal generator uses the received transmitter clock signal to generate an analog-to-digital convertor clock signal. An analog-to-digital convertor samples an analog waveform based on the analog-to-digital convertor clock signal and generates a digital value for each sample of the analog waveform. An analysis module analyzes the digital values to determine a distance to the material boundary.

Claims (15)

1. A level transmitter comprising:

an analog-to-digital converter clock signal generator that receives a transmitter clock signal and a start signal and uses the received transmitter clock signal to generate an analog-to-digital converter clock signal, where the transmitter clock signal is used to establish when an incident signal is transmitted toward a material boundary wherein the analog-to-digital converter clock signal generator comprises at least one logic gate and a counter, the at least one logic gate receiving the transmitter clock signal and the start signal and forming a counter clock signal that is provided to a clock input of the counter, the logic gate forming the counter clock signal such that the counter clock signal tracks the transmitter clock signal after a transition in the start signal;

an analog-to-digital converter that samples an analog waveform based on the analog-to-digital converter clock signal and generates a digital value for each sample of the analog waveform; and

an analysis module that analyzes the digital values to determine a distance to the material boundary.

2. The level transmitter of claim 1 wherein at least one transition in the transmitter clock signal causes the analog-to-digital clock signal to transition.

3. The level transmitter of claim 1 wherein the analog-to-digital clock signal transitions in a first direction when the counter reaches a first count and transitions in a second direction when the counter reaches a second count.

4. The level transmitter of claim 1 wherein the the counter clock signal begins to track the transmitter clock signal when a receiver clock signal and the transmitter clock signal are in phase.

5. A level transmitter comprising:

an incident signal generator that receives a transmitter clock signal and transmits an incident signal toward a material;

a dedicated analog-to-digital converter clock generator that receives the transmitter clock signal and a start signal, that generates a counter clock signal that tracks the transmitter clock signal after a transition in the start signal, and that uses the counter clock signal to drive a counter that generates an analog-to-digital converter clock signal;

a receiver that receives a reflected signal from the material and generates an analog signal from the reflected signal; and

an analog-to-digital converter that receives the analog-to-digital converter clock signal and produces digital samples of the analog signal based on the analog-to-digital converter clock signal.

6. The level transmitter of claim 5 wherein the analog-to-digital converter is implemented by a microcontroller unit.

7. The level transmitter of claim 5 wherein the counter clock signal begins to track the transmitter clock signal when the transmitter clock signal is in phase with a receiver clock signal.

8. The level transmitter of claim 7 wherein the counter is periodically reset based on a count value output by the counter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2018
From: LOVEGREN, ERIC RUSSELL
To: ROSEMOUNT INC.
Reel/Frame 044975/0785 →
Continuity (1)
Related Publication 20190195674A1 · Jun 27, 2019
Cited By (1)
US 12,200,888