IP Library Granted Patent US 11,095,096
Granted Patent B2
US 11,095,096 · App. 14/687,814 · Granted Aug 17, 2021

Method for a GaN vertical microcavity surface emitting laser (VCSEL)

Inventors: Jung Han (Woodbridge, CT); Chia-Feng Lin (New Haven, CT); Danti Chen (New Haven, CT)
Assignee: Yale University
H01S5/34333H01L21/02203H01S5/04253H01S5/18311H01S5/18363H01S5/04257H01S5/18341
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,095,096
App. No.
14/687,814
Granted
Aug 17, 2021
Kind
B2
Abstract

Methods and structures for forming vertical-cavity light-emitting devices are described. An n-side or bottom-side layer may be laterally etched to form a porous semiconductor region and converted to a porous oxide. The porous oxide can provide a current-blocking and guiding layer that aids in directing bias current through an active area of the light-emitting device. Distributed Bragg reflectors may be fabricated on both sides of the active region to form a vertical-cavity surface-emitting laser. The light-emitting devices may be formed from III-nitride materials.

Claims (47)

1. A semiconductor light-emitting device comprising:

a substrate;

an active region comprising semiconductor material, wherein the active region has a first area and at least a portion of the active region is configured for carrier recombination;

a doped semiconductor region comprising a first portion of a layer having a thickness and located between the active region and the substrate, the doped semiconductor region having a second area smaller than the first area; and

a porous oxide region formed from a second portion of the layer and extending around the doped semiconductor region and located between the active region and the substrate, wherein the porous oxide comprises pores extending laterally into the second portion of the layer, and wherein the porous oxide is porous gallium oxide.

2. The semiconductor light-emitting device of claim 1 , wherein the active region and doped semiconductor region comprise III-nitride material.

3. The semiconductor light-emitting device of claim 2 , wherein the active region is configured to produce photons when electrical current flows through the active region.

4. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region is formed in and from a same layer of material as the doped semiconductor region.

5. The semiconductor light-emitting device of claim 1 , wherein the doped semiconductor region comprises n-type conductivity material.

6. The semiconductor light-emitting device of claim 1 , wherein the active region comprises multiple quantum wells formed from layers of III-nitride material.

7. The semiconductor light-emitting device of claim 1 , further comprising a conductive layer of semiconductor material formed between the doped semiconductor region and the substrate, wherein a doping density of the conductive layer is less than a doping density of the doped semiconductor region.

8. The semiconductor light-emitting device of claim 7 , further comprising an undoped semiconductor layer between the conductive layer of semiconductor material and the substrate.

9. The semiconductor light-emitting device of claim 7 , wherein a doping density of the conductive layer is between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 and a doping density of the doped semiconductor region is between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 .

10. The semiconductor light-emitting device of claim 1 , further comprising a first distributed Bragg reflector located between the doped semiconductor region and the substrate.

11. The semiconductor light-emitting device of claim 10 , wherein the first distributed Bragg reflector comprises alternating layers of air and III-nitride material.

12. The semiconductor light-emitting device of claim 10 , further comprising at least one undoped semiconductor layer between the doped semiconductor region and the first distributed Bragg reflector.

13. The semiconductor light-emitting device of claim 10 , further comprising:

a conductive layer having a doping density between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 located between the doped semiconductor region and the first distributed Bragg reflector; and

an undoped semiconductor layer between the conductive layer and the first distributed Bragg reflector, wherein a doping density of the doped semiconductor region is between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 .

14. The semiconductor light-emitting device of claim 10 , further comprising a second distributed Bragg reflector located on a side of the active region away from the substrate.

15. The semiconductor light-emitting device of claim 14 , wherein the second distributed Bragg reflector comprises layers of dielectric material.

16. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region has pore sizes less than approximately one micron.

17. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region has a range of pore sizes between approximately 20 nm and approximately 200 nm.

18. A method for making an integrated light-emitting device, the method comprising:

forming a mesa on a substrate that comprises an active region comprising semiconductor material, wherein the active region has a first area and at least a portion of the active region is configured for carrier recombination, and a doped semiconductor region comprising a first portion of a layer having a thickness and located between the active region and the substrate, the doped semiconductor region having a second area smaller than the first area;

forming a porous oxide region from a second portion of the layer extending around the doped semiconductor region and located between the active region and the substrate, wherein the porous oxide comprises pores extending laterally into the second portion of the layer, and wherein the porous oxide is porous gallium oxide,

wherein forming the porous oxide region comprises:

etching the layer to form a porous region; and

converting the porous region to porous oxide.

19. The method of claim 18 , wherein forming the doped semiconductor region comprises epitaxially growing an n-type conductivity layer of III-nitride material.

20. The method of claim 18 , further comprising forming a conductive layer of semiconductor material adjacent the doped semiconductor region, wherein a doping density of the conductive layer is less than a doping density of the doped semiconductor region.

21. The method of claim 20 , further comprising:

forming the doped semiconductor region and conductive layer from III-nitride material;

doping the conductive layer with a doping density between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 ; and

doping the doped semiconductor region with a doping density between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 .

22. The method of claim 18 , wherein the etching comprises electrochemical etching with a hydrofluoric-based etchant.

23. The method of claim 22 , wherein the etching further comprises applying a bias between approximately 7 volts and approximately 20 volts between the doped semiconductor region and an electrode in the etchant.

24. The method of claim 18 , wherein the active region is configured to produce photons when electrical current flows through the active region.

25. The method of claim 24 , wherein forming the active region comprises forming multiple quantum wells from layers of III-nitride material.

26. The method of claim 18 , further comprising forming a first distributed Bragg reflector located between the doped semiconductor region and the substrate.

27. The method of claim 26 , wherein forming the first distributed Bragg reflector comprises:

epitaxially growing at least one layer of n-type III-nitride semiconductor material and at least one layer of undoped III-nitride semiconductor material;

etching a hole adjacent the mesa to expose sidewalls of n-type III-nitride semiconductor material; and

electrochemically etching at least a portion of the at least one layer of n-type III-nitride semiconductor material to form at least one air gap between the doped semiconductor region and the substrate.

28. The method of claim 27 , wherein the at least one layer of n-type III-nitride semiconductor material comprises GaN and have a doping density between approximately 8×10 18 cm −3 and approximately 5×10 19 cm −3 .

29. The method of claim 28 , wherein etching the layer and electrochemically etching at least a portion of the at least one layer of n-type III-nitride semiconductor material are performed in a same etching step.

30. The method of claim 26 , further comprising forming at least one undoped semiconductor layer between the doped semiconductor region and the first distributed Bragg reflector.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2015
From: HAN, JUNG; LIN, CHIA-FENG; CHEN, DANTI
To: YALE UNIVERSITY
Reel/Frame 035431/0858 →
Continuity (2)
Provisional Application 61980313 · Apr 16, 2014
Related Publication 20150303655A1 · Oct 22, 2015
Cited By (4)
US 12,218,486 US 12,336,325 US 12,525,769 US 12,666,889