IP Library Granted Patent US 11,137,283
Granted Patent B2
US 11,137,283 · App. 16/402,990 · Granted Oct 5, 2021

Photonic apparatus with bias control to provide substantially constant responsivity of a photodetector

Inventors: Ganesh Balamurugan (Hillsboro, OR); Haisheng Rong (Pleasanton, CA); Meer Nazmus Sakib (Berkeley, CA); Hao Li (Hillsboro, OR)
Assignee: Intel Corporation
G01J1/1626G01J1/0228G01J1/0252G01J1/0295G01J1/4228G01J1/44G01J3/26G02B6/12H01L31/0203G02B2006/12061
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,137,283
App. No.
16/402,990
Granted
Oct 5, 2021
Kind
B2
Abstract

Embodiments of the present disclosure are directed toward techniques and configurations for a photonic apparatus with a photodetector with bias control to provide substantially constant responsivity. The apparatus includes a first photodetector, to receive an optical input and provide a corresponding electrical output; a second photodetector coupled with the first photodetector, wherein the second photodetector is free from receipt of the optical input; and circuitry coupled with the first and second photodetectors, to generate a bias voltage, based at least in part on a dark current generated by the second photodetector in an absence of the optical input, and provide the generated bias voltage to the first photodetector. The first photodetector is to provide a substantially constant ratio of the electrical output to optical input in response to the provision of the generated bias voltage. Additional embodiments may be described and claimed.

Claims (27)

1. An apparatus comprising:

a first photodetector, to receive an optical input and provide a corresponding electrical output;

a second photodetector coupled with the first photodetector, wherein the second photodetector is free from receipt of the optical input; and

circuitry coupled with the first and second photodetectors, to: generate a bias voltage, based at least in part on a dark current generated by the second photodetector in an absence of the optical input; and provide the generated bias voltage to the first photodetector, wherein the first photodetector is to provide a substantially constant ratio of the electrical output to optical input in response to the provision of the generated bias voltage, wherein the circuitry includes a dark current reference source, wherein an anode of the second photodetector is coupled with the dark current reference source, wherein an anode voltage of the second photodetector is based at least in part on a dark current reference provided by the dark current reference source, wherein a cathode bias voltage of the second photodetector is based at least in part on the anode voltage of the second photodetector.

2. The apparatus of claim 1 , wherein the circuitry is to adjust the dark current generated by the second photodetector in the absence of the optical input when the optical input exceeds a power level threshold, and correspondingly adjust the bias voltage based at least in part on the adjusted dark current.

3. The apparatus of claim 2 , wherein to correspondingly adjust the bias voltage, the circuitry is to lower the bias voltage.

4. The apparatus of claim 1 , wherein the first and second photodetectors comprise silicon waveguides.

5. The apparatus of claim 1 , wherein the first and second photodetectors have substantially identical optical and electrical parameters.

6. The apparatus of claim 1 , wherein the circuitry is to replicate the cathode bias voltage of the second photodetector on the first photodetector, to provide the substantially constant ratio of the electrical output to optical input of the first photodetector.

7. The apparatus of claim 1 , wherein the apparatus comprises a photonic integrated circuit.

8. The apparatus of claim 1 , wherein the apparatus comprises a transceiver.

9. A method, comprising:

receiving, by a first photodetector of an apparatus, an optical input, wherein the first photodetector is to provide a corresponding electrical output in response to receiving the optical input, and wherein the first photodetector is coupled with a second photodetector of the apparatus;

generating, by a circuitry coupled with the first and second photodetectors of the apparatus, a bias voltage, based at least in part on a dark current generated by the second photodetector in an absence of the optical input;

providing, by the circuitry, the generated bias voltage to the first photodetector, wherein the first photodetector is to provide a substantially constant ratio of the electrical output to optical input in response to the providing of the generated bias voltage;

adjusting, by the circuitry, the dark current generated by the second photodetector in the absence of the optical input when the optical input exceeds a power level threshold;

correspondingly adjusting, by the circuitry, the bias voltage based at least in part on the adjusted dark current; and

generating, by the circuitry, a dark current reference, based at least in part on a table including dark current values and corresponding responsivity values, wherein the responsivity values comprise a ratio of the electrical output to optical input, wherein the adjusting of the dark current includes providing, by the circuitry, the dark current based at least in part on the generated dark current reference.

10. The method of claim 9 , wherein correspondingly adjusting the bias voltage includes lowering, by, the circuitry, the bias voltage.

11. The method of claim 9 , wherein the apparatus comprises a photonic integrated circuit.

12. A computing device, comprising:

a processor, to generate data; and

a transceiver coupled with the processor, to transmit the generated data, wherein the transceiver includes: a first photodetector, to receive an optical input and provide a corresponding electrical output; a second photodetector coupled with the first photodetector, wherein the second photodetector is free from receipt of the optical input; and circuitry coupled with the first and second photodetectors, to: generate a bias voltage, based at least in part on a dark current generated by the second photodetector in an absence of the optical input; and provide the generated bias voltage to the first photodetector, wherein the first photodetector is to provide a substantially constant ratio of the electrical output to optical input in response to the provision of the generated bias voltage, wherein the circuitry includes logic to generate the dark current based at least in part on a look-up table that provides dark current values that correspond to responsivity values of the first photodetector, wherein the responsivity values comprise a substantially constant value.

13. The computing device of claim 12 , wherein the circuitry is to adjust the dark current generated by the second photodetector in the absence of the optical input when the optical input exceeds a power level threshold, and correspondingly adjust the bias voltage based at least in part on the adjusted dark current.

14. The computing device of claim 12 , wherein the first and second photodetectors comprise silicon waveguides.

15. The computing device of claim 12 , wherein the first and second photodetectors have substantially identical optical and electrical parameters.

16. The computing device of claim 12 , wherein the computing device comprises a server or a data center.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2019
From: BALAMURUGAN, GANESH; RONG, HAISHENG; SAKIB, MEER NAZMUS; LI, HAO
To: INTEL CORPORATION
Reel/Frame 049076/0467 →
Continuity (1)
Related Publication 20190257688A1 · Aug 22, 2019
Cited By (3)
US 12,251,233 US 12,436,280 US 12,461,396