IP Library Granted Patent US 11,199,621
Granted Patent B2
US 11,199,621 · App. 16/278,006 · Granted Dec 14, 2021

Clock-stop frequency adjustment for a transponder

Inventors: Shankar Joshi (Bangalore, IN); Raghavendra Kongari (Bangalore, IN); Björn Rasmussen (Graz, AT)
Assignee: NXP B.V.
G01S13/767G06F1/10G06K7/0008G06K19/0723H03K7/08H03L7/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,199,621
App. No.
16/278,006
Granted
Dec 14, 2021
Kind
B2
Abstract

In accordance with a first aspect of the present disclosure, a transponder is provided, comprising: a frequency detector configured to monitor an output frequency of a clock-stop sensor of said transponder, wherein said frequency detector is further configured to determine if said output frequency falls within a response detection frequency range of an external reader, and a frequency shifter configured to shift, in response to the frequency detector determining that the output frequency falls within said response detection frequency range, said output frequency to a value outside said response detection frequency range. In accordance with a second aspect of the present disclosure, a corresponding method of operating a transponder is conceived. In accordance with a third aspect of the present disclosure, a corresponding computer program is provided.

Claims (24)

1. A transponder, comprising:

a frequency detector configured to monitor an output frequency of a clock-stop sensor of said transponder, wherein said frequency detector is further configured to determine if said output frequency falls within a response detection frequency range of an external reader; and

a frequency shifter configured to shift, in response to the frequency detector determining that the output frequency falls within said response detection frequency range, said output frequency to a value outside said response detection frequency range.

2. The transponder of claim 1 ,

wherein the frequency detector is further configured to monitor the duty cycle of the clock-stop sensor output, wherein the frequency detector is further configured to determine if said duty cycle falls within a response duty cycle range; and

wherein the frequency shifter is further configured to change a logic high duration of the duty cycle in response to the frequency detector determining that the duty cycle falls within said response duty cycle range.

3. The transponder of claim 2 , wherein the response detection frequency range and/or the response duty cycle range are programmable parameters.

4. The transponder of claim 3 , further comprising a memory for storing said programmable parameters.

5. The transponder of claim 4 , wherein said memory is a non-volatile memory.

6. The transponder of claim 2 , wherein the frequency detector and the frequency shifter are configured to use different sets of programmable parameters for different sets of reader commands.

7. The transponder of claim 1 , being a radio frequency identification, RFID, transponder.

8. The transponder of claim 7 , being an RFID tag or an RFID card.

9. A method of operating a transponder, the method comprising:

monitoring, by a frequency detector of said transponder, an output frequency of a clock-stop sensor of said transponder;

determining, by said frequency detector, if said output frequency falls within a response detection frequency range of an external reader; and

shifting, by a frequency shifter of said transponder, in response to the frequency detector determining that the output frequency falls within said response detection frequency range, said output frequency to a value outside said response detection frequency range.

10. The method of claim 9 ,

wherein the frequency detector further monitors the duty cycle of the clock-stop sensor output;

wherein the frequency detector further determines if said duty cycle falls within a response duty cycle range; and

wherein the frequency shifter further changes a logic high duration of the duty cycle in response to the frequency detector determining that the duty cycle falls within said response duty cycle range.

11. The method of claim 10 , wherein the response detection frequency range and/or the response duty cycle range are programmable parameters.

12. The method of claim 11 , wherein said programmable parameters are stored in a memory of said transponder.

13. The method of claim 9 , wherein the frequency detector and the frequency shifter use different sets of programmable parameters for different sets of reader commands.

14. The method of claim 9 , wherein a computer program includes instructions stored in a non-transitory computer-readable medium that when executed by a processing unit carry out the method.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2019
From: JOSHI, SHANKAR; KONGARI, RAGHAVENDRA; RASMUSSEN, BJÖRN
To: NXP B.V.
Reel/Frame 048673/0527 →
Priority Claims (1)
EP 18156949 · Feb 15, 2018 · regional
Continuity (1)
Related Publication 20190250267A1 · Aug 15, 2019