IP Library Granted Patent US 11,209,709
Granted Patent B2
US 11,209,709 · App. 16/068,297 · Granted Dec 28, 2021

Display substrate and manufacturing method thereof, display panel and display device

Inventors: Xiaochen Cui (Beijing, CN); Peng Li (Beijing, CN); Jungho Park (Beijing, CN); Jaikwang Kim (Beijing, CN); Zhe Li (Beijing, CN); Xiaoji Li (Beijing, CN); Dongxing Zhao (Beijing, CN)
Assignees: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
G02F1/136295G02F1/133345H01L27/124H01L27/1248H01L27/1288
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,209,709
App. No.
16/068,297
Granted
Dec 28, 2021
Kind
B2
Abstract

A display substrate and a method thereof, a display panel and a display device are provided. The display substrate includes: a base substrate; and at least one first signal line and a first insulating layer which are disposed on the base substrate; a surface of the first insulating layer away from the base substrate and a surface of the at least one first signal line away from the base substrate are parallel with the base substrate and are substantially located in a continuous flat plane. The first insulating layer which is disposed side by side with the first signal line can improve the surface flatness level of the display substrate and prevent the subsequently formed structures on the display substrate suffering from display defectives due to a too large step.

Claims (37)

1. A display substrate, comprising:

a base substrate; and

at least one first signal line and a first insulating layer, which are disposed on the base substrate, wherein the at least one first signal line is a common electrode line and the first insulating layer is a gate insulating layer,

wherein a surface of the first insulating layer away from the base substrate and a surface of the at least one first signal line away from the base substrate are parallel with the base substrate and are substantially located in a continuous flat plane.

2. The display substrate according to claim 1 , further comprising:

a second insulating layer disposed on the base substrate,

wherein the second insulating layer covers the first signal line and the first insulating layer.

3. The display substrate according to claim 2 , further comprising a first electrode or a semiconductor layer which is disposed on a side of the second insulating layer away from the base substrate.

4. The display substrate according to claim 1 , wherein the display substrate is an array substrate.

5. A display panel, comprising the display substrate according to claim 1 .

6. A display device, comprising the display panel according to claim 5 .

7. The display substrate according to claim 2 , wherein the display substrate is an array substrate.

8. A manufacturing method of a display substrate, comprising:

providing a base substrate;

forming at least one first signal line on the base substrate; and

forming a first insulating layer on the base substrate and the first insulating layer is disposed side by side with the at least one first signal line, wherein the at least one first signal line is a common electrode line and the first insulating layer is a gate insulating layer,

wherein a surface of the first insulating layer away from the base substrate and a surface of the at least one first signal line away from the base substrate are parallel with the base substrate and are substantially located in a continuous flat plane.

9. The manufacturing method according to claim 8 , wherein forming the at least one first signal line on the base substrate comprises:

providing a first mask;

depositing a conductive layer film on the base substrate and coating a first photoresist layer on the conductive layer film; and

exposing the first photoresist layer with the first mask, developing the exposed first photoresist layer to obtain a first photoresist pattern, and patterning the conductive layer film with the first photoresist pattern so as to form the at least one first signal line.

10. The manufacturing method according to claim 9 , wherein forming the first insulating layer on the base substrate and side by side with the at least one first signal line comprises:

in a direction perpendicular to the base substrate, depositing a first insulating layer film on the base substrate formed with the at least one first signal line, wherein a thickness of the first insulating layer film is substantially same as a thickness of the at least one first signal line;

coating a second photoresist layer on the first insulating layer film; and

on a side of the second photoresist layer away from the base substrate, exposing the second photoresist layer with the first mask, developing the exposed second photoresist layer to obtain a second photoresist pattern, and patterning the first insulating layer film with the second photoresist pattern so as to form the first insulating layer.

11. The manufacturing method according to claim 10 , wherein

the first photoresist layer is a positive photoresist layer and the second photoresist layer is a negative photoresist layer; or

the first photoresist layer is a negative photoresist layer and the second photoresist layer is a positive photoresist layer.

12. The manufacturing method according to claim 9 , wherein forming the first insulating layer on the base substrate and side by side with the at least one first signal line comprises:

in a direction perpendicular to the base substrate, depositing a first bate insulating layer film on the base substrate formed with the at least one first signal line, wherein a thickness of the first insulating layer film is substantially same as a thickness of the at least one first signal line;

forming a third photoresist layer on the first gate insulating layer film; and

on a side of the base substrate away from the at least one signal line, exposing the third photoresist layer by using the at least one signal line as a mask, developing the exposed third photoresist layer to obtain a third photoresist pattern, and patterning the first insulating layer film with the third photoresist pattern so as to form the first insulating layer.

13. The manufacturing method according to claim 12 , wherein

the third photoresist layer is a negative photoresist layer.

14. The manufacturing method according to claim 8 , further comprising:

forming a second insulating layer on the base substrate which is formed with the at least one first signal first line and the first insulating layer,

wherein the second insulating layer covers the at least one first signal line and the first insulating layer.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: CUI, XIAOCHEN
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0738 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: LI, PENG
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0769 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: PARK, JUNGHO
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0809 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: KIM, JAIKWANG
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0832 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: LI, ZHE
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0859 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: LI, XIAOJI
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2018
From: ZHAO, DONGXING
To: BOE TECHNOLOGY GROUP CO., LTD.; CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 046273/0895 →
Priority Claims (1)
CN 201710327060.8 · May 10, 2017 · national
Continuity (1)
Related Publication 20210191211A1 · Jun 24, 2021
Cited By (1)
US 12,268,034